Altera 40-Gbps Ethernet MAC and PHY MegaCore Function Manuale Utente Pagina 19
- Pagina / 199
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
Module ALMs Logic Registers
Memory
M9K
• • alt_e100_pcs_
tx:pcs_tx
11200 16600 0
• • alt_e100_phy_
csr:phy_csr
1100 1700 0
• alt_e100_phy_pma_
siv:pma
600 500 0
In the standard 100GbE variations, as in the 40GbE variations, some resource utilization numbers
decrease when statistics counters are not configured in the IP core. For example, compare the values for
the MAC with custom streaming client interface on a Stratix IV device with statistics counters included or
not included. When counters are included, the MAC requires 26600 ALMs, but when the counters are not
included, the MAC requires 23000 ALMs. The difference is 3600 ALMs. In a Stratix V device, the
difference is 2900 ALMs.
Related Information
Fitter Resources Reports in the Quartus II Help
Information about Quartus II resource utilization reporting, including ALMs needed.
Resource Utilization for 100GbE CAUI–4 IP Cores
Resource utilization changes if the statistics counters are configured in the IP core. You can specify
whether to include or not include the statistics counters in the 40-100GbE parameter editor, but you
cannot change the setting dynamically.
Table 1-8: 100GbE CAUI–4 IP Core FPGA Resource Utilization
Lists the resources and expected performance for selected variations of the 100GbE CAUI-4 IP core with statistics
counters included or not included. The results were obtained using the Quartus II software v13.1 for a Stratix V
5SGTMC7K2F40C2 device.
• Top-level modules are in bold.
• The numbers of ALMs and logic registers are rounded up to the nearest 100.
• The numbers of ALMs, before rounding, are the ALMs needed numbers from the Quartus II Fitter Report.
Module ALMs Logic Registers
Memory
M20K
MAC&PHY with
Avalon-ST client
interface without
statistics counters
50100 102700 28
1-16
Resource Utilization for 100GbE CAUI–4 IP Cores
UG-01088
2014.12.15
Altera Corporation
About the 40- and 100-Gbps Ethernet MAC and PHY MegaCore Function
Send Feedback
- MegaCore Function User Guide 1
- Contents 2
- PHY MegaCore Function 4
- 40- or 100-GbE MAC 5
- Device Family Support 7
- IP Core Verification 9
- Simulation Environment 10
- Hardware Testing 10
- Module ALMs Logic Registers 11
- Release Information 21
- Item Description 22
- Getting Started 23
- OpenCore Plus IP Evaluation 24
- IP Core Parameters 25
- Parameter Type Range Default 28
- Parameter Description 28
- Simulating the IP Core 32
- Pin Assignments 33
- 40-100GbE IP Core Testbenches 36
- Testbenches with Adapters 37
- File Names Description 38
- Testbenches without Adapters 40
- Initializing the IP Core 46
- High Level System Overview 49
- 40-100GbE IP Core TX Datapath 50
- Address Insertion 51
- Length/Type Field Processing 52
- Frame Padding 52
- Client Interface 53
- Data Bus Width (Bits) 53
- 40GbE IP Core 100GbE IP Core 53
- 40-100GbE IP Core RX Datapath 67
- RX CRC Forwarding 69
- Address Checking 71
- Inter‑Packet Gap 71
- Pause Ignore 71
- Name Direction Description 73
- 100GbE CAUI–4 PHY 79
- Pause Transmission Logic 82
- Statistics Counters Interface 86
- Name Signal 87
- Direction 87
- Description 87
- Control Data Description 89
- Lane to Lane Deskew Interface 90
- MII Control 91
- MII Data 91
- PCS BER Monitor 92
- Control and Status Interface 98
- Signal Name Description 100
- UG-01088 101
- 2014.12.15 101
- Related Information 102
- Send Feedback 103
- Altera Corporation 103
- Functional Description 103
- Software Interface: Registers 123
- Register Description 124
- 40-100GbE IP Core Registers 126
- Address Name Applicable 128
- Device(s) 128
- Bit Description HW Reset 128
- Bits Description HW Reset 130
- Lock Status Registers 131
- Bit Error Flag Registers 133
- PCS Hardware Error Register 134
- BER Monitor Register 134
- Test Mode Register 135
- Test Pattern Counter Register 135
- MAC and PHY Reset Registers 136
- PCS‑VLANE Registers 138
- PRBS Registers 139
- 40GBASE-KR4 Registers 139
- Pause Registers 149
- MAC Hardware Error Register 151
- CRC Configuration Register 152
- MAC Address Registers 154
- Statistics Registers 155
- PMD Registers 163
- MDIO Registers 164
- Ethernet Glossary 166
- Term Definition 167
- Subscribe 169
- Core v12.0 Release 173
- 10GBASE-KR Registers 174
- Bit R/W Name Description 175
- Additional Information 190
- Date ACDS 191
- at offset 0x127), described 193
- How to Contact Altera 198
- Typographic Conventions 198
- Visual Cue Meaning 199
Prodotti e manuali riguardandi Strumenti di misura Altera 40-Gbps Ethernet MAC and PHY MegaCore Function
(39 pagine)© 2020, manymanuals.it. Tutti i diritti riservati | 0.022 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale