Altera Serial Digital Interface (SDI) MegaCore Function Manuale Utente Pagina 67
- Pagina / 140
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
Chapter 3: Functional Description 3–37
Block Description
February 2013 Altera Corporation Serial Digital Interface (SDI) MegaCore Function
User Guide
Figure 3–25 shows a timing diagram of the receiver reset sequence.
The following sequence of events occur for the reset sequence of the receiver:
1. The SDI MegaCore function resets the Rx transceiver (analog and digital reset are
asserted) after detecting a change in the data rate.
2. The SDI MegaCore function asserts
SDI_START_RECONFIG
to make a
reconfiguration request to the ALT2GXB_RECONFIG block. The
ALT2GXB_RECONFIG block sets
SDI_RECONFIG_DONE
to 0, which indicates to the
MegaCore function that the reconfiguration is in progress.
3. When the reconfiguration has been performed, the ALT2GXB_RECONFIG block
sets the
SDI_RECONFIG_DONE
to logic 1, which indicates to the SDI MegaCore
function to start locking to the incoming data. The analog reset of the SDI
MegaCore function receiver is deasserted.
4. When the CDR PLL locks to the received data (HD/3G mode) or reference clock
(SD mode) successfully, the digital reset of the SDI MegaCore function receiver is
deasserted so that the receiver can continue to process valid data.
5. The SDI MegaCore function sets the
SDI_START_RECONFIG
line to 0 to indicate that
the request is completed and acknowledged.
Generation of ROM Contents
For Arria GX and Stratix II GX devices, the contents of the ROM are set by .mif. The
Quartus II software outputs the .mif for the configuration settings of the ALT2GXB
instance that is set by the design.
1 This file generation is not performed by default. You must adjust the Fitter settings.
On the Assignments menu, click Settings. In the Settings dialog box, click Fitter
Settings, and then click More Settings. In the Name list, select Generate GXB
Reconfig MIF and in the Setting list, select On.
Figure 3–25. Reset Sequence of the Receiver During Reconfiguration
sdi_start_reconfig
Reconfiguration
In Progress
Reconfiguration
Complete
sdi_reconfig_done
(Input to SDI
MegaCore Function)
analog_reset
(Rx GXB)
digital_reset
(Rx GXB)
PLL_LOCK
(Active Low)
- User Guide 1
- Contents 3
- Chapter 4. SDI Audio IP Cores 4
- Appendix A. Constraints 5
- Appendix B. Clocking 5
- Features 7
- Release Information 8
- Device Family Support 8
- General Description 9
- Notes to Table 1–5: 10
- OpenCore Plus Evaluation 11
- Resource Utilization 12
- 2. Getting Started 15
- Design Flow 16
- SDI Walkthrough 17
- Parameterizing 19
- Setting Up Simulation 20
- Generating Files 20
- - SD 270 Mbps 22
- - HD 1.485 Gbps 22
- - 3G 2.97 Gbps 22
- Simulating the Design 23
- Specifying Constraints 25
- Multiple Channels 26
- Compiling the Design 28
- Programming a Device 28
- Setting Up Licensing 29
- 3. Functional Description 31
- Block Description 32
- HD-SDI LN Insertion 34
- Scrambling and NRZI Coding 35
- Transceiver Clock 35
- Receiver 36
- Word Alignment 38
- Video Timing Flags Extraction 39
- RP168 Switching Compliance 39
- HD-SDI LN Extraction 40
- HD-SDI CRC Checking 40
- Accessing Transceiver 40
- Transmitter 42
- Transmitter Clocks 42
- Receiver Clocks 43
- Notes to Table 3–5: 44
- Notes to Figure 3–8: 44
- Figure 3–9. Receiver Clocks 46
- rxdata 47
- Note to Table 3–7: 50
- Notes to Figure 3–11: 51
- Figure 3–12. Receiver Clocks 53
- New TRS reasserts 55
- Stratix IV GX 57
- Note to Table 3–10: 58
- Note to Table 3–11: 58
- Notes to Figure 3–18: 60
- Note to Figure 3–19: 61
- User Logic 62
- Encrypted SDI IP Core 62
- Cyclone IV GX 63
- Notes to Table 3–12: 70
- Note to Table 3–13: 70
- Note to Table 3–14: 71
- Note to Figure 3–30: 77
- Notes to Figure 3–33: 78
- signal in 82
- Table 3–18 on page 3–50 82
- Notes to Figure 3–40: 83
- Notes to Table 3–19: 85
- MegaCore Verification 87
- 4. SDI Audio IP Cores 89
- Functional Description 90
- Note to Table 4–4: 93
- Note to Table 4–5: 94
- MegaCore function 100
- Register Maps 103
- Parameters 105
- AES Format 109
- Avalon-ST Audio Interface 109
- Note to Figure 4–6: 110
- Instantiating the IP Cores 111
- Simulating the Testbench 112
- Design Example 113
- Components 114
- Hardware Setup 116
- D6 D7 D8 D9 D10 D11 D12 D13 118
- A. Constraints 123
- Notes to Figure A–1: 124
- (gxb_rxclk 125
- Specify Clock Characteristics 126
- Set Multicycle Paths 127
- 337.5-MHz Zero-degree Clocks 128
- Minimize Timing Skew 129
- Non Cyclone Devices 130
- Cyclone Devices Only 131
- A–10 Appendix A: Constraints 132
- B. Clocking 133
- B–2 Appendix B: Clocking 134
- C. Receive and Retransmit 135
- Loopback FIFO Buffer 136
- Additional Information 137
- Info–2 Additional Information 138
- Document Revision History 138
- How to Contact Altera 139
- Typographic Conventions 139
- Info–4 Additional Information 140
Prodotti e manuali riguardandi Strumenti di misura Altera Serial Digital Interface (SDI) MegaCore Function
Strumenti di misura Altera Stratix V Avalon-MM Interface for PCIe Solutions Manuale Utente
(184 pagine)
(184 pagine)
Strumenti di misura Altera OCT Manuale Utente
(10 pagine)
(10 pagine)
Strumenti di misura Altera Embedded Systems Development Kit, Cyclone III Edit Manuale Utente
(82 pagine)
(82 pagine)
© 2020, manymanuals.it. Tutti i diritti riservati | 0.033 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale