Altera DDR SDRAM High-Performance Controllers and ALTMEMP Manuale Utente Pagina 88
- Pagina / 140
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
5–42 Chapter 5: Functional Description—ALTMEMPHY
PHY-to-Controller Interfaces
External Memory Interface Handbook Volume 3 June 2011 Altera Corporation
Section I. DDR and DDR2 SDRAM Controllers with ALTMEMPHY IP User Guide
Figure 5–20. Word-Unaligned Reads
Notes to Figure 5–20:
(1) Similar to word-aligned reads,
ctl_doing_rd
is asserted one memory clock cycle before chip select (
ctl_cs_n
) is asserted, which for a
word-unaligned read is in the previous controller clock (
ctl_clk
) cycle. In this example the
ctl_doing_rd
signal is now spread over three
controller clock (
ctl_clk
) cycles, the high bits in the sequence '10','11','01','10','11','01' providing the required four memory clock cycles of
assertion for
ctl_doing_rd
for the two 4-beat reads in the full-rate memory clock domain, '011110','011110'.
(2) The return pattern of
ctl_rdata_valid
is a delayed version of
ctl_doing_rd
. Advertised read latency (
ctl_rlat
) is the number of controller
clock (
ctl_clk
) cycles delay inserted between
ctl_doing_rd
and
ctl_rdata_valid
.
(3) The read data (
ctl_rdata
) is spread over three controller clock cycles and in the pointed to vector only the upper half of the
ctl_rdata
bit vector
is valid (denoted by
ctl_rdata_valid
).
ctl_clk
ctl_rlat
ctl_ras_n
ctl_cas_n
ctl_we_n
ctl_cs_n
ctl_doing_rd
ctl_rdata_valid
ctl_rdata
ctl_ba
ctl_addr
ctl_dm
Memory
Interface
mem_clk
command
mem_cs_n
mem_dqs
mem_dq
(2)(1)
(3)
00 00 10
15
11
11 10 11 10 11
00
00 10 11 01 10 11 01 0
00
00
00
10 11 01 10 11 01 00
FFFFFFFF
FFFFFFFF
0f0e0f0e
0000000
ACT RD
- ALTMEMPHY IP User Guide 1
- Contents 3
- Chapter 7. Latency 5
- Chapter 8. Timing Diagrams 5
- 1. About This IP 7
- Release Information 8
- Device Family Support 8
- Features 9
- Unsupported Features 10
- MegaCore Verification 10
- Resource Utilization 11
- System Requirements 12
- Installation and Licensing 13
- 1–8 Chapter 1: About This IP 14
- 2. Getting Started 15
- SOPC Builder Flow 16
- Qsys Flow 18
- Completing the Qsys System 19
- Specifying Parameters 20
- HardCopy Guidelines 21
- Generated Files 22
- 3. Parameter Settings 27
- Memory Settings 28
- ALTMEMPHY Parameter Settings 29
- Note to Table 3–3: 32
- Note to Table 3–5: 34
- PHY Settings 36
- Board Settings 38
- ■ Memory Settings 39
- ■ PHY Settings 39
- ■ Board Settings 39
- ■ Controller Settings 39
- Controller Settings 40
- 4. Compiling and Simulating 43
- Compiling the Design 44
- Simulating the Design 46
- Block Description 48
- Calibration 49
- Address and Command Datapath 49
- ), or the inverted 50
- Clock and Reset Management 51
- Notes to Table 5–4: 54
- Note to Table 5–2: 57
- Cyclone III Devices 59
- Read Datapath 66
- Note to Figure 5–6: 68
- Note to Figure 5–8: 70
- Devices 71
- GX Devices 72
- ALTMEMPHY Signals 73
- Notes to Table 5–5: 74
- Note to Table 5–5: 77
- Notes to Table 5–7: 79
- PHY-to-Controller Interfaces 80
- Altera Device 81
- -- a --b 82
- Figure 5–15. Full-Rate Reads 83
- Figure 5–16. Half-Rate Reads 83
- Notes to Figure 5–17: 85
- Notes to Figure 5–18: 86
- Notes to Figure 5–19: 87
- Notes to Figure 5–20: 88
- Preliminary Steps 89
- Design Considerations 89
- Clocks and Resets 89
- Using a Custom Controller 90
- Partial Write Operations 92
- 6. Functional Description— 95
- Avalon-ST Input Interface 96
- Command Generator 96
- Timing Bank Pool 96
- Arbitration Rules 97
- CSR Interface 98
- Data Reordering 98
- Pre-emptive Bank Management 98
- Quasi-1T and Quasi-2T 98
- User Autoprecharge Commands 98
- User-Controlled Self-Refresh 99
- DDR2 SDRAM 100
- Partial Writes 101
- Partial Bursts 102
- External Interfaces 103
- Memory Side-Band Signals 104
- Top-Level Signals Description 105
- ■ Full rate controllers 107
- ■ Half rate controllers 107
- Sequence of Operations 111
- Read Command 112
- Read-Modify-Write Command 112
- Example Top-Level File 113
- Example Driver 114
- Register Maps 116
- Controller Register Map 118
- 7. Latency 123
- 7–2 Chapter 7: Latency 124
- Note to Table 7–2: 125
- SDRAM values 126
- Handbook 127
- 7–6 Chapter 7: Latency 128
- 8. Timing Diagrams 129
- Half-Rate Read 130
- Half-Rate Write 132
- Full-Rate Read 134
- Full-Rate Write 136
- Additional Information 139
- Typographic Conventions 140
Prodotti e manuali riguardandi Strumenti di misura Altera DDR SDRAM High-Performance Controllers and ALTMEMP
Strumenti di misura Altera Nios II Embedded Evaluation Kit Cyclone III Editio Manuale Utente
(3 pagine)
(3 pagine)
Strumenti di misura Altera Nios II Embedded Evaluation Kit Cyclone III Editio Manuale Utente
(80 pagine)
(80 pagine)
Strumenti di misura Altera SCFIFO Manuale Utente
(28 pagine)
(28 pagine)
© 2020, manymanuals.it. Tutti i diritti riservati | 0.014 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale