Altera DDR SDRAM High-Performance Controllers and ALTMEMP Manuale Utente Pagina 112
- Pagina / 140
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
6–18 Chapter 6: Functional Description—High-Performance Controller II
Sequence of Operations
External Memory Interface Handbook Volume 3 June 2011 Altera Corporation
Section I. DDR and DDR2 SDRAM Controllers with ALTMEMPHY IP User Guide
■ The AFI interface receives the write command from the arbiter and requests the
corresponding write data from the write data buffer.
■ The PHY receives the write command and the write data, through the AFI
interface.
Read Command
When a requesting master issues a read command, the following events occur:
■ The input interface accepts the read command.
■ The input interface passes the read command to the command generator.
■ The command generator processes the command and sends it to the timing bank
pool.
■ Once all timing requirements are met, the timing bank pool sends the command to
the arbiter.
■ When rank timing requirements are met, the arbiter grants the command request
from the timing bank pool and passes the read command to the AFI interface.
■ The AFI interface receives the read command from the arbiter and passes the
command to the PHY.
■ The PHY receives the read command through the AFI interface, and returns read
data through the AFI interface.
■ The AFI interface passes the read data from the PHY to the read data buffer.
■ The read data buffer sends the read data to the master through the input interface.
Read-Modify-Write Command
A read-modify-write command can occur when enabling ECC for partial write, and
for ECC correction commands. When a read-modify-write command is issued, the
following events occur:
■ The command generator issues a read command to the timing bank pool.
■ The timing bank pool and arbiter passes the read command to the PHY through
the AFI interface.
■ The PHY receives the read command, reads data from the memory device, and
returns the read data through the AFI interface.
■ The read data received from the PHY passes to the ECC block.
■ The read data is processed by the write data buffer.
■ When the write data buffer issues a read-modify-write data ready notification to
the command generator, the command generator issues a write command to the
timing bank pool; the arbiter then issues the write request to the PHY through the
AFI interface.
■ When the PHY receives the write request, it passes the data to the memory device.
- ALTMEMPHY IP User Guide 1
- Contents 3
- Chapter 7. Latency 5
- Chapter 8. Timing Diagrams 5
- 1. About This IP 7
- Release Information 8
- Device Family Support 8
- Features 9
- Unsupported Features 10
- MegaCore Verification 10
- Resource Utilization 11
- System Requirements 12
- Installation and Licensing 13
- 1–8 Chapter 1: About This IP 14
- 2. Getting Started 15
- SOPC Builder Flow 16
- Qsys Flow 18
- Completing the Qsys System 19
- Specifying Parameters 20
- HardCopy Guidelines 21
- Generated Files 22
- 3. Parameter Settings 27
- Memory Settings 28
- ALTMEMPHY Parameter Settings 29
- Note to Table 3–3: 32
- Note to Table 3–5: 34
- PHY Settings 36
- Board Settings 38
- ■ Memory Settings 39
- ■ PHY Settings 39
- ■ Board Settings 39
- ■ Controller Settings 39
- Controller Settings 40
- 4. Compiling and Simulating 43
- Compiling the Design 44
- Simulating the Design 46
- Block Description 48
- Calibration 49
- Address and Command Datapath 49
- ), or the inverted 50
- Clock and Reset Management 51
- Notes to Table 5–4: 54
- Note to Table 5–2: 57
- Cyclone III Devices 59
- Read Datapath 66
- Note to Figure 5–6: 68
- Note to Figure 5–8: 70
- Devices 71
- GX Devices 72
- ALTMEMPHY Signals 73
- Notes to Table 5–5: 74
- Note to Table 5–5: 77
- Notes to Table 5–7: 79
- PHY-to-Controller Interfaces 80
- Altera Device 81
- -- a --b 82
- Figure 5–15. Full-Rate Reads 83
- Figure 5–16. Half-Rate Reads 83
- Notes to Figure 5–17: 85
- Notes to Figure 5–18: 86
- Notes to Figure 5–19: 87
- Notes to Figure 5–20: 88
- Preliminary Steps 89
- Design Considerations 89
- Clocks and Resets 89
- Using a Custom Controller 90
- Partial Write Operations 92
- 6. Functional Description— 95
- Avalon-ST Input Interface 96
- Command Generator 96
- Timing Bank Pool 96
- Arbitration Rules 97
- CSR Interface 98
- Data Reordering 98
- Pre-emptive Bank Management 98
- Quasi-1T and Quasi-2T 98
- User Autoprecharge Commands 98
- User-Controlled Self-Refresh 99
- DDR2 SDRAM 100
- Partial Writes 101
- Partial Bursts 102
- External Interfaces 103
- Memory Side-Band Signals 104
- Top-Level Signals Description 105
- ■ Full rate controllers 107
- ■ Half rate controllers 107
- Sequence of Operations 111
- Read Command 112
- Read-Modify-Write Command 112
- Example Top-Level File 113
- Example Driver 114
- Register Maps 116
- Controller Register Map 118
- 7. Latency 123
- 7–2 Chapter 7: Latency 124
- Note to Table 7–2: 125
- SDRAM values 126
- Handbook 127
- 7–6 Chapter 7: Latency 128
- 8. Timing Diagrams 129
- Half-Rate Read 130
- Half-Rate Write 132
- Full-Rate Read 134
- Full-Rate Write 136
- Additional Information 139
- Typographic Conventions 140
Prodotti e manuali riguardandi Strumenti di misura Altera DDR SDRAM High-Performance Controllers and ALTMEMP
Strumenti di misura Altera Nios II Embedded Evaluation Kit Cyclone III Editio Manuale Utente
(3 pagine)
(3 pagine)
Strumenti di misura Altera Nios II Embedded Evaluation Kit Cyclone III Editio Manuale Utente
(80 pagine)
(80 pagine)
Strumenti di misura Altera SCFIFO Manuale Utente
(28 pagine)
(28 pagine)
© 2020, manymanuals.it. Tutti i diritti riservati | 0.065 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale