Altera DDR SDRAM High-Performance Controllers and ALTMEMP Manuale Utente Pagina 121
- Pagina / 140
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
Chapter 6: Functional Description—High-Performance Controller II 6–27
Register Maps
June 2011 Altera Corporation External Memory Interface Handbook Volume 3
Section I. DDR and DDR2 SDRAM Controllers with ALTMEMPHY IP User Guide
0x130
0 ENABLE_ECC 1 Read write
When this bit equals 1, it enables the
generation and checking of ECC. This bit is
only active if ECC was enabled during IP
parameterization.
1 ENABLE_AUTO_CORR — Read write
When this bit equals 1, it enables
auto-correction when a single-bit error is
detected.
2 GEN_SBE 0 Read write
When this bit equals 1, it enables the
deliberate insertion of single-bit errors, bit 0,
in the data written to memory. This bit is
used only for testing purposes.
3 GEN_DBE 0 Read write
When this bit equals 1, it enables the
deliberate insertion of double-bit errors, bits
0 and 1, in the data written to memory. This
bit is used only for testing purposes.
4 ENABLE_INTR 1 Read write
When this bit equals 1, it enables the
interrupt output.
5 MASK_SBE_INTR 0 Read write
When this bit equals 1, it masks the
single-bit error interrupt.
6 MASK_DBE_INTR 0 Read write
When this bit equals 1, it masks the
double-bit error interrupt
7 CLEAR 0 Read write
When this bit equals 1, writing to this
self-clearing bit clears the interrupt signal,
and the error status and error address
registers.
8 MASK_CORDROP_INTR 0 Read write
When this bit equals 1, the dropped
autocorrection error interrupt is dropped.
9 Reserved. 0 — Reserved for future use.
0x131
0 SBE_ERROR 0 Read only Set to 1 when any single-bit errors occur.
1 DBE_ERROR 0 Read only Set to 1 when any double-bit errors occur.
2 CORDROP_ERROR 0 Read only
Value is set to 1 when any
controller-scheduled autoconnections are
dropped.
7:3 Reserved. 0 — Reserved for future use.
15:8 SBE_COUNT 0 Read only
Reports the number of single-bit errors that
have occurred since the status register
counters were last cleared.
23:16 DBE_COUNT 0 Read only
Reports the number of double-bit errors that
have occurred since the status register
counters were last cleared.
31:24 CORDROP_COUNT. 0 Read only
Reports the number of controller-scheduled
autocorrections dropped since the status
register counters were last cleared.
0x132 31:0 ERR_ADDR 0 Read only
The address of the most recent ECC error.
This address is a memory burst-aligned local
address.
Table 6–15. Controller Register Map (Part 4 of 5)
Address Bit Name Default Access Description
- ALTMEMPHY IP User Guide 1
- Contents 3
- Chapter 7. Latency 5
- Chapter 8. Timing Diagrams 5
- 1. About This IP 7
- Release Information 8
- Device Family Support 8
- Features 9
- Unsupported Features 10
- MegaCore Verification 10
- Resource Utilization 11
- System Requirements 12
- Installation and Licensing 13
- 1–8 Chapter 1: About This IP 14
- 2. Getting Started 15
- SOPC Builder Flow 16
- Qsys Flow 18
- Completing the Qsys System 19
- Specifying Parameters 20
- HardCopy Guidelines 21
- Generated Files 22
- 3. Parameter Settings 27
- Memory Settings 28
- ALTMEMPHY Parameter Settings 29
- Note to Table 3–3: 32
- Note to Table 3–5: 34
- PHY Settings 36
- Board Settings 38
- ■ Memory Settings 39
- ■ PHY Settings 39
- ■ Board Settings 39
- ■ Controller Settings 39
- Controller Settings 40
- 4. Compiling and Simulating 43
- Compiling the Design 44
- Simulating the Design 46
- Block Description 48
- Calibration 49
- Address and Command Datapath 49
- ), or the inverted 50
- Clock and Reset Management 51
- Notes to Table 5–4: 54
- Note to Table 5–2: 57
- Cyclone III Devices 59
- Read Datapath 66
- Note to Figure 5–6: 68
- Note to Figure 5–8: 70
- Devices 71
- GX Devices 72
- ALTMEMPHY Signals 73
- Notes to Table 5–5: 74
- Note to Table 5–5: 77
- Notes to Table 5–7: 79
- PHY-to-Controller Interfaces 80
- Altera Device 81
- -- a --b 82
- Figure 5–15. Full-Rate Reads 83
- Figure 5–16. Half-Rate Reads 83
- Notes to Figure 5–17: 85
- Notes to Figure 5–18: 86
- Notes to Figure 5–19: 87
- Notes to Figure 5–20: 88
- Preliminary Steps 89
- Design Considerations 89
- Clocks and Resets 89
- Using a Custom Controller 90
- Partial Write Operations 92
- 6. Functional Description— 95
- Avalon-ST Input Interface 96
- Command Generator 96
- Timing Bank Pool 96
- Arbitration Rules 97
- CSR Interface 98
- Data Reordering 98
- Pre-emptive Bank Management 98
- Quasi-1T and Quasi-2T 98
- User Autoprecharge Commands 98
- User-Controlled Self-Refresh 99
- DDR2 SDRAM 100
- Partial Writes 101
- Partial Bursts 102
- External Interfaces 103
- Memory Side-Band Signals 104
- Top-Level Signals Description 105
- ■ Full rate controllers 107
- ■ Half rate controllers 107
- Sequence of Operations 111
- Read Command 112
- Read-Modify-Write Command 112
- Example Top-Level File 113
- Example Driver 114
- Register Maps 116
- Controller Register Map 118
- 7. Latency 123
- 7–2 Chapter 7: Latency 124
- Note to Table 7–2: 125
- SDRAM values 126
- Handbook 127
- 7–6 Chapter 7: Latency 128
- 8. Timing Diagrams 129
- Half-Rate Read 130
- Half-Rate Write 132
- Full-Rate Read 134
- Full-Rate Write 136
- Additional Information 139
- Typographic Conventions 140
Prodotti e manuali riguardandi Strumenti di misura Altera DDR SDRAM High-Performance Controllers and ALTMEMP
Strumenti di misura Altera Nios II Embedded Evaluation Kit Cyclone III Editio Manuale Utente
(3 pagine)
(3 pagine)
Strumenti di misura Altera Nios II Embedded Evaluation Kit Cyclone III Editio Manuale Utente
(80 pagine)
(80 pagine)
Strumenti di misura Altera SCFIFO Manuale Utente
(28 pagine)
(28 pagine)
© 2020, manymanuals.it. Tutti i diritti riservati | 0.097 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale