Altera CPRI v6.0 MegaCore Function Manuale Utente Pagina 36

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 115
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 35
Figure 3-3: Required External Blocks
An example showing how you could connect required components to a single CPRI v6.0 IP core.
To reset the CPRI v6.0 IP core, you must trigger the reset controller logic by asserting the active low
reset_tx and reset_rx input signals. When you trigger the reset controllers, they should deassert the
xcvr_reset_tx_ready and xcvr_reset_rx_ready input ready signals to the IP core. After each reset
controller completes resetting the transceiver and IP core data path, it should assert the relevant ready
signal.
Related Information
Integrating Your IP Core in Your Design: Required External Blocks on page 2-11
Shows main data path reset signals and how the reset controller connects to the IP core.
Start-Up Sequence Following Reset
After reset, if you turned on Enable start-up sequence state machine in the CPRI v6.0 IP core, the
internal state machine performs link synchronization and other initialization tasks. If you did not turn on
Enable start-up sequence state machine, user logic must perform these functions.
3-6
Start-Up Sequence Following Reset
UG-01156
2014.08.18
Altera Corporation
Functional Description
Send Feedback
Vedere la pagina 35
1 2 ... 31 32 33 34 35 36 37 38 39 40 41 ... 114 115

Commenti su questo manuale

Nessun commento