Altera RapidIO II MegaCore Function Manuale Utente Pagina 155
- Pagina / 218
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
Chapter 6: Software Interface 6–17
Physical Layer Registers
August 2014 Altera Corporation RapidIO II MegaCore Function
User Guide
Table 6–15. Port 0 Control CSR—Offset: 0x15C (Part 1 of 4)
Field Bits Access Function Default
PORT_WIDTH
[31:30] RO
Together with the
EXTENDED_PORT_WIDTH
field, indicates the
hardware widths this port supports in addition to the 1× (single
lane) width:
Bit [31]: 2× (two-lane) support
1’b0: This port does not support a 2× RapidIO link.
1’b1: This port supports a 2× RapidIO link.
Bit[30]: 4× (four-lane) support
1’b0: This port does not support a 4× RapidIO link.
1’b1: This port supports a 4× RapidIO link.
(1)
INIT_WIDTH
[29:27] RO
Width of the port after being initialized:
3'b000: Single lane port, lane 0.
3'b001: Single lane port, lane R (redundancy lane).
3'b010: Four-lane port.
3'b011: Two-lane port.
3’b100: Eight-lane port.
3’b101: Sixteen-lane port.
3’b110–3'b111—Reserved.
This field is reset to the largest supported port width, which can be
any of 3’b000, 3’b010, and 3’b011, based on your selection in the
RapidIO II parameter editor.
(1)
PWIDTH_OVRIDE
[26:24] RW
Together with the
EXTENDED_PWIDTH_OVRIDE
field (bits [15:14]),
indicates soft port configuration to control the width modes
available for port initialization.
■ When bit [26] has the value of 1’b0, bits [15:14] are Reserved.
■ When bit [26] has the value of 1’b1:
■ Bit [25] is the Enable bit for 4× mode.
■ Bit [24] is the Enable bit for 2× mode.
■ Bit [15] is the Enable bit for 8× mode.
■ Bit [14] is the Enable bit for 16× mode.
The RapidIO II IP core supports the following valid values for
{
PWIDTH_OVRIDE,EXTENDED_PWIDTH_OVRIDE}:
5'b000xx—All lane widths that the port supports are enabled.
5'b010xx—Force single lane, lane R not forced
5'b011xx—Force single lane, force lane R.
5'b10100—2× mode is enabled, 4× mode is disabled.
5’b11000—4× mode is enabled, 2× mode is disabled.
5'b11100—2× and 4× modes are enabled.
All other values are Reserved.
When the value in the
PWIDTH_OVRIDE
or
EXTENDED_PWIDTH_OVRIDE
field changes, the port re-initializes
using the new field values.
3'b000
- User Guide 1
- RapidIO II MegaCore Function 1
- Contents 3
- Contents v 5
- Chapter 5. Signals 6
- Chapter 6. Software Interface 6
- Chapter 7. Testbench 6
- 1. About The RapidIO II 9
- MegaCore Function 9
- Releases 10
- RapidIO II IP Core Features 10
- Features 11
- Device Family Support 12
- IP Core Verification 13
- Hardware Testing 14
- Interoperability Testing 14
- Note to Table 1–3: 16
- Notes to Table 1–4: 16
- Installation and Licensing 17
- 2. Getting Started 19
- Simulating IP Cores 22
- Transceiver Settings 26
- External Transceiver PLL 26
- 3. Parameter Settings 31
- Note to Table 3–1: 32
- Enable 16-Bit Device ID Width 33
- Logical Layer Settings 34
- Capability Registers Settings 35
- Device ID 36
- Vendor ID 36
- Revision ID 36
- Assembly ID 36
- Assembly Information CAR 37
- Enable Flow Control Support 38
- Enable Switch Support 38
- Number of Ports 38
- Port Number 39
- Maximum PDU 39
- Destination Operations CAR 40
- Port General Control CSR 40
- Port 0 Control CSR 41
- Lane n Status 0 CSR 41
- Extended Features Pointer CSR 41
- 4. Functional Description 43
- Note to Table 4–2: 44
- Clocking and Reset Structure 45
- Notes to Table 4–3: 46
- RapidIO II 47
- Transactions 55
- Notes to Table 4–6: 57
- Notes to Table 4–7: 59
- Note to Table 4–8: 59
- Note to Figure 4–9: 66
- Note to Table 4–10: 70
- Notes to Table 4–11: 71
- Table 6–60 on page 6–40 72
- Note to Table 4–12: 73
- Maintenance Module 74
- Maintenance Interface Signals 75
- Doorbell Module Block Diagram 86
- Preserving Transaction Order 87
- Doorbell Module Signals 88
- Generating a Doorbell Message 88
- Receiving a Doorbell Message 89
- Transaction ID Ranges 90
- Notes to Table 4–24: 92
- Note to Table 4–26: 94
- Note to Table 4–27: 95
- field 97
- User Receiving Write Request 100
- Logical Layer Interfaces 101
- Transport Layer 112
- Receiver 113
- Transmitter 114
- Physical Layer 115
- Physical Layer Interfaces 116
- Low-level Interface Receiver 116
- CRC Checking and Removal 117
- Protocol Violations 119
- Fatal Errors 119
- Maintenance Avalon-MM Slave 120
- Maintenance Avalon-MM Master 121
- Port-Write Reception Module 122
- Input/Output Avalon-MM Slave 122
- Input/Output Avalon-MM Master 123
- 5. Signals 125
- Physical Layer Signals 126
- Low Latency Signals 127
- Multicast Event Signals 128
- Chapter 5: Signals 5–5 129
- Note to Table 5–7: 130
- Chapter 5: Signals 5–7 131
- 5–8 Chapter 5: Signals 132
- Register-Related Signals 133
- Avalon-MM Interface Signals 133
- Note to Table 5–12: 134
- Chapter 5: Signals 5–11 135
- Note to Table 5–15: 136
- Error Reporting Signals 137
- 5–14 Chapter 5: Signals 138
- 6. Software Interface 139
- Memory Map 140
- Physical Layer Registers 144
- Note to Table 6–9: 147
- Note to Table 6–14: 154
- Note to Table 6–15: 158
- Note to Table 6–17: 160
- Note to Table 6–22: 164
- Note to Table 6–23: 164
- Note to Table 6–24: 165
- Note to Table 6–25: 165
- Note to Table 6–26: 166
- Note to Table 6–27: 167
- Notes to Table 6–28: 168
- Notes to Table 6–29: 169
- Note to Table 6–30: 169
- Note to Table 6–31: 169
- Notes to Table 6–32: 170
- Note to Table 6–34: 171
- Note to Table 6–35: 171
- Note to Table 6–36: 172
- Note to Table 6–37: 172
- Transmit Port-Write Registers 174
- Receive Port-Write Registers 175
- Note to Table 6–59: 178
- Error Management Registers 180
- Note to Table 6–66: 181
- Notes to Table 6–67: 183
- Notes to Table 6–70: 185
- Notes to Table 6–71: 185
- Doorbell Message Registers 191
- Note to Table 6–89: 193
- 7. Testbench 195
- 7–2 Chapter 7: Testbench 196
- Testbench Overview 196
- Testbench Sequence 197
- 7–4 Chapter 7: Testbench 198
- Chapter 7: Testbench 7–5 199
- SWRITE Transactions 200
- NREAD Transactions 200
- NWRITE_R Transactions 201
- NWRITE Transactions 202
- Doorbell Transactions 202
- Port-Write Transactions 203
- Testbench Completion 204
- Chapter 7: Testbench 7–11 205
- 7–12 Chapter 7: Testbench 206
- A. Initialization Sequence 207
- MegaCore Function v12.1 209
- Additional Information 213
- Info–2 Additional Information 214
- Document Revision History 214
- Additional Information Info–3 215
- Info–4 Additional Information 216
- Note to Table: 217
- Info–6 Additional Information 218
- Typographic Conventions 218
Prodotti e manuali riguardandi Strumenti di misura Altera RapidIO II MegaCore Function
(198 pagine)© 2020, manymanuals.it. Tutti i diritti riservati | 0.117 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale