Altera UG-01080 Guida Utente Pagina 91
- Pagina / 702
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
Word
Addr
Bit R/W Name Description
0xB4 31:0 RSC FEC Uncorrected
Blocks
Counts the number of uncorrectable FEC blocks. Resets to 0
when read. Otherwise, it holds at the maximum count and
does not roll over. Refer to Clause 74.8.4.1 of IEEE 802.3ap-
2000 for details.
0xC0
0 RW AN enable When set to 1, enables Auto-Negotiation function. The
default value is 1. For additional information, refer to bit
7.0.12 in Clause 73.8 Management Register Requirements, of
IEEE 802.3ap
-
2007.
1 RW AN base pages
ctrl
When set to 1, the user base pages are enabled. You can send
any arbitrary data via the user base page low/high bits. When
set to 0, the user base pages are disabled and the state
machine generates the base pages to send.
2 RW AN next pages
ctrl
When set to 1, the user next pages are enabled. You can send
any arbitrary data via the user next page low/high bits. When
set to 0, the user next pages are disabled. The state machine
generates the null message to send as next pages.
3 R Local device
remote fault
When set to 1, the local device signals Remote Faults in the
Auto-Negotiation pages. When set to 0 a fault has not
occurred.
4 RW Force TX nonce
value
When set to 1, forces the TX none value to support some
UNH-IOL testing modes. When set to 0, operates normally.
5 RW Override AN When set to 1, the override settings defined by the AN_TECH,
AN_FEC and AN_PAUSE registers take effect.
0xC1
0 RW Reset AN When set to 1, resets all the 10GBASE-KR Auto-Negotiation
state machines. This bit is self-clearing.
4 RW Restart AN TX SM When set to 1, restarts the 10GBASE-KR TX state machine.
This bit self clears. This bit is active only when the TX state
machine is in the AN state. For more information, refer to bit
7.0.9 in Clause 73.8 Management Register Requirements of
IEEE 802.3ap
-
2007.
8 RW AN Next Page When asserted, new next page info is ready to send. The data
is in the XNP TX registers. When 0, the TX interface sends
null pages. This bit self clears. Next Page (NP) is encoded in
bit D15 of Link Codeword. For more information, refer to
Clause 73.6.9 and bit 7.16.15 of Clause 45.2.7.6 of IEEE
802.3ap
-
2007.
0xC2
1 RO AN page received When set to 1, a page has been received. When 0, a page has
not been received. The current value clears when the register
is read. For more information, refer to bit 7.1.6 in Clause 73.8
of IEEE 802.3ap
-
2007.
2 RO AN Complete When asserted, Auto-Negotiation has completed. When 0,
Auto-Negotiation is in progress. For more information, refer
to bit 7.1.5 in Clause 73.8 of IEEE 802.3ap
-
2007.
UG-01080
2015.01.19
10GBASE-KR PHY Register Definitions
4-35
Backplane Ethernet 10GBASE-KR PHY IP Core with Early Access FEC Option
Altera Corporation
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- Altera Corporation 10
- Native Transceiver PHYs 12
- Transceiver PHY Modules 15
- Resetting the Transceiver PHY 16
- File Name Description 18
- Unsupported Features 20
- Getting Started Overview 21
- Design Flows 22
- Specifying Parameters 23
- Simulate the IP Core 24
- 10GBASE-R PHY IP Core 25
- Arria V GT 10GBASE-R 27
- Transceiver Protocol 28
- General Option Parameters 33
- 10GBASE-R PHY Interfaces 37
- 10GBASE-R PHY Data Interfaces 38
- Reset Control and Power Down 46
- Signal Name Directio 53
- 1588 Delay Requirements 54
- 10GBASE-R Parameters 63
- Reconfig 67
- 10BASE-KR PHY Interfaces 75
- Daisy-Chain Interface Signals 83
- Bit R/W Name Description 100
- PMA Registers 103
- PCS Registers 104
- Creating a 10GBASE-KR Design 105
- Editing a 10GBASE-KR MIF File 106
- Send Feedback 107
- Design Example 108
- SDC Timing Constraints 109
- Acronyms 109
- UG-01080 110
- Subscribe 110
- Related Information 111
- Item Description 111
- Device Family Support 112
- 1GbE Parameters 113
- Speed Detection Parameters 114
- PHY Analog Parameters 115
- 1G/10GbE PHY Interfaces 116
- 2015.01.19 117
- 1G/10GbE PHY Data Interfaces 118
- Serial Data Interface 121
- Register Interface Signals 123
- Addr Bit R/W Name Description 124
- 1G/10 GbE GMII PCS Registers 127
- Cntl & 131
- Editing a 1G/10GbE MIF File 132
- Creating a 1G/10GbE Design 133
- Simulation Support 139
- TimeQuest Timing Constraints 139
- WAN Wide Area Network 140
- XAUI PHY IP Core 141
- XAUI PHY Release Information 142
- Stratix V Devices 143
- Parameterizing the XAUI PHY 143
- XAUI PHY General Parameters 144
- Name Value Description 145
- XAUI PHY Analog Parameters 146
- Advanced Options Parameters 148
- XAUI PHY Configurations 149
- XAUI PHY Ports 150
- XAUI PHY Data Interfaces 151
- SDR XGMII TX Interface 152
- SDR XGMII RX Interface 153
- XAUI Hard IP Core 154
- Hard PCS 154
- Soft PCS 154
- Name Direction Description 157
- Interlaken PHY IP Core 168
- Parameter Value Description 170
- Interlaken PHY Interfaces 173
- Interlaken PHY PLL Interface 181
- Preset C 198
- PHY for PCIe (PIPE) Clocks 201
- Signal Name 202
- Direction Signal Name 202
- PHY IP Core for PCI Express 204
- Hard PCS and PMA 204
- Phase 2 (Optional) 210
- Phase 3 (Optional) 211
- Custom PHY IP Core 214
- Parameterizing the Custom PHY 216
- Word Alignment Parameters 220
- Rate Match FIFO Parameters 222
- Byte Order Parameters 224
- Analog Parameters 229
- Presets for Ethernet 229
- Interfaces 232
- Configuration Bus Used Bits 234
- Clock Interface 236
- Optional Status Interface 237
- Custom PHY PCS and PMA 241
- Custom PHY IP Core Registers 242
- Reset Controls –Manual Mode 243
- Custom PCS 245
- Dynamic Reconfiguration 246
- Low Latency PHY IP Core 248
- General Options Parameters 251
- Additional Options Parameters 254
- TX PLL (0–3) 258
- (Refer to 258
- Channel Interface 259
- Low Latency PHY Interfaces 260
- PMA and Light-Weight PCS 264
- Data Rate (Mbps) 270
- TX_tc lock_output 273
- PDI O >R X_ deser 273
- Serial Data Rate (Mbps) 277
- Single-Width Double-Width 277
- 8-Bit 16-Bit 16-Bit 32-Bit 277
- TX Data Word Description 285
- RX Data Word Description 286
- Deterministic PHY IP Core 291
- Parameter Presets 301
- Name Range Description 302
- Parameter Range Description 304
- PATTERN POLYNOMIAL 323
- PCS-PMA Width 323
- 8-Bit 10-Bit 16-Bit 20-Bit 323
- 10G PCS Pattern Generators 340
- Native PHY Common Interfaces 345
- Standard PCS Interface Ports 351
- Name Dir Synchronous to 353
- Description 353
- 10G PCS Interface 356
- 10G PCS Interface Ports 357
- ×6/×N Bonded Clocking 367
- Transceiver Bank 368
- Slew Rate Settings 374
- General Parameters 378
- PMA Parameters 379
- TX PMA Parameters 380
- TX PLL Parameters 381
- RX PMA Parameters 383
- Standard PCS Parameters 385
- Phase Compensation FIFO 387
- Rate Match FIFO 390
- Overview 484
- Cyclone Device Family Support 485
- Altera V-Series FPGA 520
- Utilization 522
- Embedded 529
- Controller 529
- Offset Cancellation 530
- Duty Cycle Calibration 530
- EyeQ Usage Example 536
- Turning on Triggered DFE Mode 540
- Channel Reconfiguration 550
- PLL Reconfiguration 550
- MIF Generation 554
- MIF Format 555
- Reduced MIF Creation 559
- Register-Based Read 560
- Direct Write Reconfiguration 561
- Reconfiguration 565
- Loopback Modes 575
- Transceiver 576
- Transceiver PHY Instance 579
- Transceiver PHY 579
- Reset Controller 579
- Transceiver PLL Parameters 592
- Transceiver PLL Signals 593
- XCVR_IO_PIN_TERMINATION 596
- XCVR_REFCLK_PIN_TERMINATION 597
- XCVR_TX_SLEW_RATE_CTRL 597
- XCVR_VCCR_ VCCT_VOLTAGE 598
- CDR_BANDWIDTH_PRESET 598
- PLL_BANDWIDTH_PRESET 599
- XCVR_RX_DC_GAIN 599
- XCVR_ANALOG_SETTINGS_PROTOCOL 599
- XCVR_RX_COMMON_MODE_VOLTAGE 600
- XCVR_RX_SD_ENABLE 601
- XCVR_RX_SD_OFF 601
- XCVR_RX_SD_ON 602
- XCVR_RX_SD_THRESHOLD 602
- XCVR_TX_COMMON_MODE_VOLTAGE 603
- XCVR_TX_PRE_EMP_1ST_POST_TAP 603
- XCVR_TX_RX_DET_ENABLE 603
- XCVR_TX_RX_DET_MODE 604
- XCVR_TX_VOD 604
- XCVR_TX_VOD_PRE_EMP_CTRL_SRC 604
- XCVR_RX_BYPASS_EQ_STAGES_234 606
- XCVR_VCCA_VOLTAGE 607
- XCVR_VCCR_VCCT_VOLTAGE 608
- XCVR_TX_PRE_EMP_PRE_TAP_USER 615
- XCVR_TX_PRE_EMP_2ND_POST_TAP 616
- XCVR_TX_PRE_EMP_INV_2ND_TAP 616
- XCVR_TX_PRE_EMP_INV_PRE_TAP 617
- XCVR_TX_PRE_EMP_PRE_TAP 617
- XCVR_TX_RX_DET_OUTPUT_SEL 618
- XCVR_GT_IO_PIN_TERMINATION 628
- XCVR_GT_RX_DC_GAIN 635
- XCVR_GT_RX_CTLE 636
- XCVR_GT_TX_PRE_EMP_ PRE_TAP 638
- XCVR_GT_TX_VOD_MAIN_TAP 638
- Transceivers 648
- 2013.12.20 650
- Stratix IV GX Devices 651
- Parameter Name 653
- Comments 653
- Custom PHY Width 659
- Chapter Document 661
- Changes Made 661
- Date Document 676
- How to Contact Altera 702
Prodotti e manuali riguardandi Software Altera UG-01080
Software Altera PHY IP Core Guida Utente
(230 pagine)
(230 pagine)
Software Altera UG-01080 Guida Utente
(120 pagine)
(120 pagine)
Software Altera DE2-115 Guida Utente
(107 pagine)
(107 pagine)
Software Altera UG-01080 Guida Utente
(484 pagine)
(484 pagine)
Samsung DV218AEW-XAA manuals
Owner’s manuals and user’s guides for Washers Samsung DV218AEW-XAA.
We providing 1 pdf manuals Samsung DV218AEW-XAA for download free by document types: User Manual
Table of contents
EXHAUSTING
11
GROUNDING
13
INSTALLATION
15
U.S. MODELS:
16
CHILD LOCK
22
RACK DRY
23
CYCLE CHART
31
32_ warranty
32
ATTENTION
37
05 dépannage
61
32_ garantie
66
More products and manuals for Washers Samsung
| Models | Document Type |
|---|---|
| DV456ETHDSU-AA |
User Manual
 
Samsung DV456ETHDSU-AA User Manual,
120 pages
|
| WF42H5400AW-A2 |
User Manual
Samsung WF42H5400AW-A2 User Manual,
132 pages
|
| DV5471AEP-XAC |
User Manual
Samsung DV5471AEP-XAC Manuel d'utilisation,
80 pages
|
| WF433BTGJWR-A1 |
User Manual
Samsung WF433BTGJWR-A1 User Manual,
60 pages
|
| DMR77LHW-XAC |
User Manual
Samsung DMR77LHW-XAC User Manual,
20 pages
|
| WA476DSHAWR-A1 |
User Manual
Samsung WA476DSHAWR-A1 User Manual,
60 pages
|
| DW7933LRABB-AC |
User Manual
Samsung DW7933LRABB-AC User Manual,
96 pages
|
| WF337AAW-XAA |
User Manual
Samsung WF337AAW-XAA User Manual,
88 pages
|
| DV48H7400GW-A2 |
User Manual
Samsung DV48H7400GW-A2 User Manual,
120 pages
|
| WF-R1061 |
User Manual
Инструкция по эксплуатации Samsung WF-R1061,
14 pages
|
| F1013J |
User Manual
Инструкция по эксплуатации Samsung F1013J,
20 pages
|
| R833 |
User Manual
Инструкция по эксплуатации Samsung R833,
14 pages
|
| R852 |
User Manual
Инструкция по эксплуатации Samsung R852,
14 pages
|
| P1005J RU |
User Manual
Инструкция по эксплуатации Samsung P1005J RU,
22 pages
|
| WF-S854(S) |
User Manual
Инструкция по эксплуатации Samsung WF-S854(S),
22 pages
|
| WF7704S4 |
User Manual
Инструкция по эксплуатации Samsung WF7704S4,
28 pages
|
| F1015J |
User Manual
Инструкция по эксплуатации Samsung F1015J,
19 pages
|
| WF6600S4 |
User Manual
Инструкция по эксплуатации Samsung WF6600S4,
28 pages
|
| S805J RU |
User Manual
Инструкция по эксплуатации Samsung S805J RU,
24 pages
|
| WF-R856 |
User Manual
Инструкция по эксплуатации Samsung WF-R856,
22 pages
|
© 2020, manymanuals.it. Tutti i diritti riservati | 0.053 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale