Altera UG-01080 Guida Utente Pagina 207
- Pagina / 702
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
Word Addr Bits R/W Register Name Description
0x064 [31:0] RW pma_rx_set_locktodata When set, programs the RX CDR PLL to
lock to the incoming data. Bit <n>
corresponds to channel <n>.
0x065 [31:0] RW pma_rx_set_locktoref When set, programs the RX CDR PLL to
lock to the reference clock. Bit <n>
corresponds to channel <n>.
0x066 [31:0] R pma_rx_is_lockedtodata When asserted, indicates that the RX CDR
PLL is locked to the RX data, and that the
RX CDR has changed from LTR to LTD
mode. Bit <n> corresponds to channel <n>.
0x067 [31:0] R pma_rx_is_lockedtoref When asserted, indicates that the RX CDR
PLL is locked to the reference clock. Bit <n>
corresponds to channel <n>.
PCS for PCI Express
0x080 [31:0] RW Lane or group number Specifies lane or group number for indirect
addressing, which is used for all PCS
control and status registers. For variants
that stripe data across multiple lanes, this is
the logical group number. For non-bonded
applications, this is the logical lane number.
0x081
[31:6] R Reserved —
[5:1] R rx_bitslipboundaryselectout
Records the number of bits slipped by the
RX Word Aligner to achieve word
alignment. Used for very latency sensitive
protocols.
From block: Word aligner.
[0] R rx_phase_comp_fifo_error
When set, indicates an RX phase compensa‐
tion FIFO error.
From block: RX phase compensation FIFO.
0x082
[31:1] R Reserved —
[0] RW tx_phase_comp_fifo_error
When set, indicates a TX phase compensa‐
tion FIFO error.
From block: TX phase compensation FIFO.
UG-01080
2015.01.19
PHY for PCIe (PIPE) Register Interface and Register Descriptions
8-19
PHY IP Core for PCI Express (PIPE)
Altera Corporation
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- Altera Corporation 10
- Native Transceiver PHYs 12
- Transceiver PHY Modules 15
- Resetting the Transceiver PHY 16
- File Name Description 18
- Unsupported Features 20
- Getting Started Overview 21
- Design Flows 22
- Specifying Parameters 23
- Simulate the IP Core 24
- 10GBASE-R PHY IP Core 25
- Arria V GT 10GBASE-R 27
- Transceiver Protocol 28
- General Option Parameters 33
- 10GBASE-R PHY Interfaces 37
- 10GBASE-R PHY Data Interfaces 38
- Reset Control and Power Down 46
- Signal Name Directio 53
- 1588 Delay Requirements 54
- 10GBASE-R Parameters 63
- Reconfig 67
- 10BASE-KR PHY Interfaces 75
- Daisy-Chain Interface Signals 83
- Bit R/W Name Description 100
- PMA Registers 103
- PCS Registers 104
- Creating a 10GBASE-KR Design 105
- Editing a 10GBASE-KR MIF File 106
- Send Feedback 107
- Design Example 108
- SDC Timing Constraints 109
- Acronyms 109
- UG-01080 110
- Subscribe 110
- Related Information 111
- Item Description 111
- Device Family Support 112
- 1GbE Parameters 113
- Speed Detection Parameters 114
- PHY Analog Parameters 115
- 1G/10GbE PHY Interfaces 116
- 2015.01.19 117
- 1G/10GbE PHY Data Interfaces 118
- Serial Data Interface 121
- Register Interface Signals 123
- Addr Bit R/W Name Description 124
- 1G/10 GbE GMII PCS Registers 127
- Cntl & 131
- Editing a 1G/10GbE MIF File 132
- Creating a 1G/10GbE Design 133
- Simulation Support 139
- TimeQuest Timing Constraints 139
- WAN Wide Area Network 140
- XAUI PHY IP Core 141
- XAUI PHY Release Information 142
- Stratix V Devices 143
- Parameterizing the XAUI PHY 143
- XAUI PHY General Parameters 144
- Name Value Description 145
- XAUI PHY Analog Parameters 146
- Advanced Options Parameters 148
- XAUI PHY Configurations 149
- XAUI PHY Ports 150
- XAUI PHY Data Interfaces 151
- SDR XGMII TX Interface 152
- SDR XGMII RX Interface 153
- XAUI Hard IP Core 154
- Hard PCS 154
- Soft PCS 154
- Name Direction Description 157
- Interlaken PHY IP Core 168
- Parameter Value Description 170
- Interlaken PHY Interfaces 173
- Interlaken PHY PLL Interface 181
- Preset C 198
- PHY for PCIe (PIPE) Clocks 201
- Signal Name 202
- Direction Signal Name 202
- PHY IP Core for PCI Express 204
- Hard PCS and PMA 204
- Phase 2 (Optional) 210
- Phase 3 (Optional) 211
- Custom PHY IP Core 214
- Parameterizing the Custom PHY 216
- Word Alignment Parameters 220
- Rate Match FIFO Parameters 222
- Byte Order Parameters 224
- Analog Parameters 229
- Presets for Ethernet 229
- Interfaces 232
- Configuration Bus Used Bits 234
- Clock Interface 236
- Optional Status Interface 237
- Custom PHY PCS and PMA 241
- Custom PHY IP Core Registers 242
- Reset Controls –Manual Mode 243
- Custom PCS 245
- Dynamic Reconfiguration 246
- Low Latency PHY IP Core 248
- General Options Parameters 251
- Additional Options Parameters 254
- TX PLL (0–3) 258
- (Refer to 258
- Channel Interface 259
- Low Latency PHY Interfaces 260
- PMA and Light-Weight PCS 264
- Data Rate (Mbps) 270
- TX_tc lock_output 273
- PDI O >R X_ deser 273
- Serial Data Rate (Mbps) 277
- Single-Width Double-Width 277
- 8-Bit 16-Bit 16-Bit 32-Bit 277
- TX Data Word Description 285
- RX Data Word Description 286
- Deterministic PHY IP Core 291
- Parameter Presets 301
- Name Range Description 302
- Parameter Range Description 304
- PATTERN POLYNOMIAL 323
- PCS-PMA Width 323
- 8-Bit 10-Bit 16-Bit 20-Bit 323
- 10G PCS Pattern Generators 340
- Native PHY Common Interfaces 345
- Standard PCS Interface Ports 351
- Name Dir Synchronous to 353
- Description 353
- 10G PCS Interface 356
- 10G PCS Interface Ports 357
- ×6/×N Bonded Clocking 367
- Transceiver Bank 368
- Slew Rate Settings 374
- General Parameters 378
- PMA Parameters 379
- TX PMA Parameters 380
- TX PLL Parameters 381
- RX PMA Parameters 383
- Standard PCS Parameters 385
- Phase Compensation FIFO 387
- Rate Match FIFO 390
- Overview 484
- Cyclone Device Family Support 485
- Altera V-Series FPGA 520
- Utilization 522
- Embedded 529
- Controller 529
- Offset Cancellation 530
- Duty Cycle Calibration 530
- EyeQ Usage Example 536
- Turning on Triggered DFE Mode 540
- Channel Reconfiguration 550
- PLL Reconfiguration 550
- MIF Generation 554
- MIF Format 555
- Reduced MIF Creation 559
- Register-Based Read 560
- Direct Write Reconfiguration 561
- Reconfiguration 565
- Loopback Modes 575
- Transceiver 576
- Transceiver PHY Instance 579
- Transceiver PHY 579
- Reset Controller 579
- Transceiver PLL Parameters 592
- Transceiver PLL Signals 593
- XCVR_IO_PIN_TERMINATION 596
- XCVR_REFCLK_PIN_TERMINATION 597
- XCVR_TX_SLEW_RATE_CTRL 597
- XCVR_VCCR_ VCCT_VOLTAGE 598
- CDR_BANDWIDTH_PRESET 598
- PLL_BANDWIDTH_PRESET 599
- XCVR_RX_DC_GAIN 599
- XCVR_ANALOG_SETTINGS_PROTOCOL 599
- XCVR_RX_COMMON_MODE_VOLTAGE 600
- XCVR_RX_SD_ENABLE 601
- XCVR_RX_SD_OFF 601
- XCVR_RX_SD_ON 602
- XCVR_RX_SD_THRESHOLD 602
- XCVR_TX_COMMON_MODE_VOLTAGE 603
- XCVR_TX_PRE_EMP_1ST_POST_TAP 603
- XCVR_TX_RX_DET_ENABLE 603
- XCVR_TX_RX_DET_MODE 604
- XCVR_TX_VOD 604
- XCVR_TX_VOD_PRE_EMP_CTRL_SRC 604
- XCVR_RX_BYPASS_EQ_STAGES_234 606
- XCVR_VCCA_VOLTAGE 607
- XCVR_VCCR_VCCT_VOLTAGE 608
- XCVR_TX_PRE_EMP_PRE_TAP_USER 615
- XCVR_TX_PRE_EMP_2ND_POST_TAP 616
- XCVR_TX_PRE_EMP_INV_2ND_TAP 616
- XCVR_TX_PRE_EMP_INV_PRE_TAP 617
- XCVR_TX_PRE_EMP_PRE_TAP 617
- XCVR_TX_RX_DET_OUTPUT_SEL 618
- XCVR_GT_IO_PIN_TERMINATION 628
- XCVR_GT_RX_DC_GAIN 635
- XCVR_GT_RX_CTLE 636
- XCVR_GT_TX_PRE_EMP_ PRE_TAP 638
- XCVR_GT_TX_VOD_MAIN_TAP 638
- Transceivers 648
- 2013.12.20 650
- Stratix IV GX Devices 651
- Parameter Name 653
- Comments 653
- Custom PHY Width 659
- Chapter Document 661
- Changes Made 661
- Date Document 676
- How to Contact Altera 702
Prodotti e manuali riguardandi Software Altera UG-01080
Software Altera PHY IP Core Guida Utente
(230 pagine)
(230 pagine)
Software Altera UG-01080 Guida Utente
(120 pagine)
(120 pagine)
Software Altera DE2-115 Guida Utente
(107 pagine)
(107 pagine)
Software Altera UG-01080 Guida Utente
(484 pagine)
(484 pagine)
Samsung RT34GKPN manuels
Manuels d'utilisation et guides de l'utilisateur pour Non Samsung RT34GKPN.
Nous fournissons des manuels en pdf 1 Samsung RT34GKPN à télécharger gratuitement par type de document : Manuel de l'utilisateur
Samsung RT34GKPN Manuel de l'utilisateur (16 pages)
marque: Samsung | Catégorie: No info | Taille: 20.67 MB |
Table des matières
Plus de produits et de manuels pour Non Samsung
| Modèles | Type de document |
|---|---|
| EO-RG920B |
Manuel de l'utilisateur
 
Samsung EO-RG920B Kasutusjuhend,
754 pages
|
| SAMSUNG PL100 |
Manuel de l'utilisateur
Samsung SAMSUNG PL101 ユーザーマニュアル,
98 pages
|
| UA32FH4003R |
Manuel de l'utilisateur
Samsung UA32FH4003R دليل الاستخدام,
2 pages
|
| RL39THCTS |
Manuel de l'utilisateur
Samsung RL43THCMG Manual de utilizare,
28 pages
|
| LW15M23C |
Manuel de l'utilisateur
Samsung LW15M23C Benutzerhandbuch,
55 pages
|
| SCH-B179P |
Manuel de l'utilisateur
Samsung SCH-B179P ユーザーマニュアル,
2 pages
|
| UE40KU6100W |
Manuel de l'utilisateur
 
Samsung UE49KU6172U User Manual,
228 pages
|
| WF7602SUV |
Manuel de l'utilisateur
Samsung WF7602SUV Manual de Usuario,
24 pages
|
| MW81W-S/XEH |
Manuel de l'utilisateur
Samsung MW81W-S/XEH User manual,
8 pages
|
| ARN-CP62B | Manuel de l'utilisateur Samsung ARX-CP62 사용자 설명서, 28 pages |
| SM-J500H | Manuel de l'utilisateur Samsung Galaxy J5 User Manual , 103 pages |
| YP-U4JAB |
Manuel de l'utilisateur
Samsung YP-U4JQB User guide,
85 pages
|
| SH09APGDX |
Manuel de l'utilisateur
Samsung SH24AP6DX User Manual,
26 pages
|
| AQ12FEX |
Manuel de l'utilisateur
Samsung AQ12FEX Manual de usuario,
22 pages
|
| YP-P2CB |
Manuel de l'utilisateur
Samsung YP-P2CB คู่มือการใช้งาน,
141 pages
|
| UA43J5100AR |
Manuel de l'utilisateur
Samsung 55'' Full HD Flat TV J5100 Series 5 دليل الاستخدام,
2 pages
|
| HT-SB1R |
Manuel de l'utilisateur
Samsung HT-SB1R คู่มือการใช้,
20 pages
|
| RT411GBEW |
Manuel de l'utilisateur
Samsung RT411GBEW User Manual,
24 pages
|
| PS60F5000AR |
Manuel de l'utilisateur
Samsung PS51F4500AR Quick start guide,
19 pages
|
| YP-G1CW |
Manuel de l'utilisateur
Samsung YP-G1CW ユーザーマニュアル [ja] [zh] ,
103 pages
|
© 2020, manymanuals.it. Tutti i diritti riservati | 0.058 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale