Altera Video and Image Processing Suite Manuale Utente Pagina 193
- Pagina / 310
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
width during compilation. Each word can only contain whole single-cycle color patterns. The words
cannot contain partial single-cycle color patterns. Any bits of the word that cannot fit another whole
single-cycle color pattern are not used.
Also, you must configure the Frame Reader IP core with the starting address of the video frame in
memory, and the width, height, and interlaced values of the control data packet to be produced as outputs
before each video data packet.
The raw data that comprises a video frame in external memory is stored as a set of single-cycle color
patterns. In memory, the single-cycle color patterns must be organized into word-sized sections. Each of
these word-sized sections must contain as many whole samples as possible, with no partial single-cycle
color patterns. Unused bits are in the most significant portion of the word-sized sections. Single-cycle
color patterns in the least significant bits are output first. The frame is read with words at the starting
address first.
Frame Reader Output Pattern and Memory Organization
Figure 13-1: Frame Reader Output Pattern and Memory Organization
The figure shows the output pattern and memory organization for a Frame Reader IP core, which is
configured for 8 bits per pixel per color plane, 3 color planes on parallel, and master port width of 64.
28 292724 25 26
16 171512 13 14
4 530 1 2
34 353330 31 32
22 232118 19 20
10 1196 7 8
11
10 7
8
9
6
5
12
13
14
4
3 0
Start
Address
64-Bit Word
Frame Reader
MegaCore
Avalon Memory Map
Read Master Port
Avalon
Streaming Output
Single Cycle Color
External Memory
8 Bits
8 Bits
8 Bits
Cycle 4
Cycle 3
Cycle 2
Cycle 1
Cycle 0
1
2
The Avalon Slave control port allows the specification of up to two memory locations, each containing a
video frame. Switching between these memory locations is performed with a single register. This allows
the Frame Reader IP core to read a series of frames from different memory addresses without having to
set multiple registers within the period of a single frame. This feature is useful when reading very small
frames, and helps to simplify control timing. To aid the timing of control instructions and to monitor the
13-2
Frame Reader Output Pattern and Memory Organization
UG-VIPSUITE
2015.05.04
Altera Corporation
Frame Reader IP Core
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- Feature Support 7
- Release Information 9
- Device Family Support 10
- IP Core Mode Latency 11
- Interfaces 28
- Video Formats 29
- D0 D1vid_data 32
- Signal Name Description 33
- Avalon-ST Video Protocol 34
- Video Data Packets 38
- Symbol transmitted first 39
- Symbol transmitted last 39
- Plane for even rows 40
- Plane for odd rows 40
- Control Data Packets 42
- Parameters 43
- Description 43
- Type Width Height Interlacin 43
- Order Symbol Order Symbol 45
- Ancillary Data Packets 46
- Packet Propagation 46
- Parameter Name Value 47
- Signal Width Direction 47
- Packet Transfer Examples 48
- Parameter Value 50
- Avalon-MM Slave Interfaces 52
- Avalon-MM Master Interfaces 55
- Related Information 56
- Getting Started 57
- OpenCore Plus IP Evaluation 59
- Control Port 60
- Format Description 61
- Interrupts 64
- Generator Lock 68
- Underflow and Overflow 70
- Timing Constraints 71
- Handling Ancillary Packets 71
- Modules Description 75
- Address Register Description 100
- UG-VIPSUITE 105
- 2015.05.04 105
- 2D FIR Filter IP Core 106
- Coefficient Precision 107
- Parameter Value Description 108
- 2D FIR Filter Signals 109
- Signal Direction Description 110
- Video Mixing IP Cores 112
- Alpha Blending 113
- Video Mixing Signals 116
- 20 Input 3 enable 121
- Chroma Resampler IP Core 122
- 4:4:4 to 4:2:2 123
- 4:2:2 to 4:4:4 123
- Vertical Resampling (4:2:0) 124
- Chroma Resampler Signals 126
- Video Clipping IP Cores 127
- Video Clipping Signals 130
- Color Plane Sequencer IP Core 135
- Rearranging Color Patterns 136
- Splitting and Duplicating 137
- Subsampled Data 138
- Color Plane Sequencer Signals 139
- IP Cores Feature 141
- Input and Output Data Types 142
- Color Space Conversion 142
- Operands 145
- Control Synchronizer IP Core 153
- Control Synchronizer Signals 157
- Deinterlacing IP Cores 160
- Deinterlacing Methods 161
- Bob with Scanline Duplication 162
- Motion-Adaptive 162
- Sobel-Based HQ Mode 164
- Frame Buffering 165
- Types Description 166
- Frame Rate Conversion 167
- Altera Corporation 168
- Send Feedback 168
- Deinterlacing Signals 176
- Register Address 190
- (Decimal) 190
- Register Suggested 190
- Settings 190
- Comments 190
- Tuning Motion Shift 191
- Frame Reader IP Core 192
- Frame Reader Signals 194
- Frame Buffer IP Cores 198
- Double Buffering 199
- Triple Buffering 199
- Locked Frame Rate Conversion 200
- Color Format 201
- Frame Buffer Signals 206
- Gamma Corrector IP Core 214
- Gamma Corrector Signals 215
- Interlacer IP Core 218
- Interlacer Parameter Settings 219
- Interlacer Signals 219
- Interlacer Control Registers 221
- Scaler II IP Core 222
- Bilinear Algorithm 223
- Double-Buffering 226
- Scaler II Parameter Settings 230
- Scaler II Signals 233
- Scaler II Control Registers 235
- Video Switching IP Cores 237
- Mixer Layer Switching 238
- Video Switching Signals 239
- Test Pattern 243
- Trace System IP Core 253
- Trace System Signals 255
- Trace Within System Console 258
- TCL Shell Commands 259
- Command Arguments Function 260
- Packet Visualization 263
- Monitor Settings 264
- Subscribe 269
- Avalon-ST Video Class Library 270
- Class Description 272
- Running the Tests 275
- Video File Reader Test 278
- Example Test Environment 281
- Video Field Life Cycle 282
- Constrained Random Test 283
- Code for Scoreboards 285
- Code for to_grey Function 286
- Complete Class Reference 287
- Method Call Description 288
- Member Description 288
- Raw Video Data Format 299
- Y 410 / A 2R 10 G 10 B 10 301
- Additional Information 306
- Date Version Changes 307
- How to Contact Altera 310
Prodotti e manuali riguardandi Strumenti di misura Altera Video and Image Processing Suite
(24 pagine)© 2020, manymanuals.it. Tutti i diritti riservati | 0.027 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale