Altera Mentor Verification IP Altera Edition AMBA AXI3/4T Manuale Utente Pagina 645
- Pagina / 783
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
VHDL Tutorials
Verifying a Master DUT
Mentor VIP AE AXI3/4 User Guide, V10.2b
625
September 2013
The set_write_address_ready_delay() procedure has two prototypes, one for multiple process
threads by providing the path_id argument. When called it configures the AWREADY
handshake signal to be delayed by a number of ACLK cycles, which extends the length of the
write address phase. The starting point of the delay is determined by the configuration of the
delay_mode operational transaction field (refer to “AXI3 BFM Delay Mode” on page 30 for
details). Example 11-20 demonstrates setting the AWREADY signal delay by 2 ACLK cycles.
You can edit this procedure to change the AWREADY signal delay.
Example 11-20. set_write_address_ready_delay()
-- Procedure : set_write_address_ready_delay
-- This is used to set write address phase ready delay to extend phase
procedure set_write_address_ready_delay
(
id : integer; signal tr_if : inout axi_vhd_if_struct_t
) is
begin
set_address_ready_delay(2, id, index, tr_if);
end set_write_address_ready_delay;
procedure set_write_address_ready_delay
(
id : integer; path_id : in axi_path_t;
signal tr_if : inout axi_vhd_if_struct_t
) is
begin
set_address_ready_delay(2, id, index, path_id, tr_if);
end set_write_address_ready_delay;
The set_write_data_ready_delay() procedure has two prototypes, one for multiple process
threads by providing the path_id argument. When called it configures the WREADY signal
handshake to be delayed by a number of ACLK cycles which extends the length of each write
data phase (beat) in a write data burst. The starting point of the delay is determined by the
configuration of the delay_mode operational transaction field (refer to “AXI3 BFM Delay
Mode” on page 30 for details).
For each write data phase (beat) the delay value of the WREADY signal is stored in an element
of the data_ready_delay[] array for the transaction, as demonstrated in Example 11-21.
- Verification IP Altera 1
- Edition 1
- AMBA AXI3/4 1
- User Guide 1
- Table of Contents 10
- List of Examples 13
- List of Figures 16
- List of Tables 17
- About This User Guide 19
- Protocol Restrictions 19
- Supported Simulators 20
- Simulator GCC Requirements 21
- Chapter 1 23
- Mentor VIP Altera Edition 23
- What Is a Transaction? 24
- An AXI Transaction 24
- Chapter 2 31
- SystemVerilog API Overview 31
- Transaction Record 33
- Table 2-1. Transaction Fields 35
- AXI3 BFM Delay Mode 48
- Chapter 3 51
- SystemVerilog Master API 57
- Chapter 4 87
- SystemVerilog Slave API 93
- Operational 100
- Transaction 100
- AXI3 Example 101
- AXI4 Example 101
- September 2013 107
- AXI3 BFM 109
- Helper Functions 118
- Chapter 5 121
- Monitor BFM Protocol Support 122
- Monitor Timing and Events 122
- Monitor BFM Configuration 122
- Timing Variables 124
- Slave Attributes 125
- Error Detection 125
- Monitor Assertions 126
- SystemVerilog Monitor API 127
- Prototype 128
- Arguments 128
- Arguments config_name 130
- (AXI4) Configuration name: 130
- Chapter 6 155
- SystemVerilog Tutorials 155
- AXI3 BFM Master Test Program 156
- AXI4 BFM Master Test Program 161
- Verifying a Slave DUT 162
- Verifying a Master DUT 173
- Example 6-30. process_write 184
- Example 6-31. handle_write 185
- AXI4 BFM Slave Test Program 186
- Internal Memory 187
- Example 6-44. handle_read 197
- Example 6-45. process_write 198
- Chapter 7 203
- VHDL API Overview 203
- Test Program VHDL 204
- VHDL to SV Wrapper 204
- Configuration 205
- Creating Transactions 206
- AXI4 Transaction Definition 207
- Table 7-1. Transaction Fields 209
- Transaction Field Description 209
- Protocol Transaction Fields 209
- Executing Transactions 212
- Waiting Events 213
- Access Transaction Record 214
- Operation Mode 216
- Channel Handshake Delay 217
- AXI4 BFM Handshake Delay 218
- Data Beat Done 220
- Transaction Done 220
- Chapter 8 221
- Master BFM Protocol Support 222
- Master Timing and Events 222
- Master BFM Configuration 222
- Master Assertions 225
- AXI4 Assertion Configuration 226
- VHDL Master API 227
- Protocol 233
- Arguments cache 255
- AXI4 BFM 297
- Chapter 9 365
- VHDL AXI3 and AXI4 Slave BFMs 365
- Slave BFM Configuration 366
- Slave Assertions 369
- AXI3 Assertion Configuration 370
- VHDL Slave API 371
- Returns transaction_id 378
- Chapter 10 505
- VHDL Monitor API 511
- Chapter 11 627
- VHDL Tutorials 627
- Example 11-29. handle read 656
- Example 11-38. process_write 668
- Chapter 12 673
- Running the Qsys Tool 676
- Running Simulation 679
- Example Script Processing 682
- Appendix A 685
- Assertions 685
- AXI4 Assertions 698
- Appendix B 715
- Programs 715
- Appendix C 751
- End-User License Agreement 779
Prodotti e manuali riguardandi Strumenti di misura Altera Mentor Verification IP Altera Edition AMBA AXI3/4T
Strumenti di misura Altera PCI Development Kit, Cyclone II Edition Getting St Manuale Utente
(40 pagine)
(40 pagine)
Strumenti di misura Altera PCI Express Development Kit, Stratix II GX Edition Manuale Utente
(36 pagine)
(36 pagine)
© 2020, manymanuals.it. Tutti i diritti riservati | 0.032 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale