Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Manuale Utente Pagina 86

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 196
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 85
Figure 3-22: Software Flow Using Transparent Clock Mode System
This figure from the 1588 standard is augmented with the timestamp labels shown in the transparent
clock system figure. A precise description of the software requirements is beyond the scope of this
document. Refer to the 1588 standard.
UG-01172
2015.05.04
Implementing a 1588 System That Includes a LL 40-100GbE IP Core
3-41
Functional Description
Altera Corporation
Send Feedback
Vedere la pagina 85
1 2 ... 81 82 83 84 85 86 87 88 89 90 91 ... 195 196

Commenti su questo manuale

Nessun commento