Altera PHY IP Core Guida Utente Pagina 503
- Pagina / 626
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
Rate Match FIFO
In asynchronous systems, the upstream transmitter and local receiver can be clocked with independent
reference clocks. Frequency differences in the order of a few hundred PPM can corrupt the data when
latching from the recovered clock domain to the local receiver reference clock domain. The rate match
FIFO compensates for small clock frequency differences between these two clock domains by inserting or
removing SKP symbols in the data stream to keep the FIFO from going empty or full respectively.
The PCI-Express 3.0 base specification defines that the SKP Ordered Set (OS) can be 66, 98, 130, 162, or
194 bits long. The SKP OS has the following fixed bits: 2-bit Sync, 8-bit SKP END, and a 24-bit LFSR = 34
Bits. The Rate Match/Clock compensation block adds or deletes the 4 SKP characters (32-bit) to keep the
FIFO from going empty or full, respectively. If the FIFO is nearly full, it deletes the 4 SKP characters (32-
bit) by disabling write whenever a SKP is found. If the FIFO is nearly empty, the design waits for a SKP
Ordered Set to start and then stops reading the data from the FIFO, and inserts a SKP in the outgoing
data. The actual FIFO core (memory element) is in the Shared Memory block in the PCS channel.
Figure 5-47: Rate Match FIFO
SKIP
Inserter
Asynchronous
FIFO
SKIP
Deleter
data_out data_in
rd_clk
wr_clk
fifo_pempty
rd_en
data
fifo_pfull
wr_en
data
RX FIFO (Shared with Standard and Enhanced PCS)
The RX FIFO in each channel ensures a reliable transfer of data and status signals between the PCS
channel and the FPGA fabric. The RX FIFO compensates for the phase difference between the parallel
PCS clock and the FPGA fabric clock. In PIPE mode, the RX FIFO works in low latency mode.
Related Information
Arria 10 Standard PCS Architecture on page 5-37
For more information about RX FIFO.
PIPE Interface
This section describes the Auto Speed Negotiation and the Clock Data Recovery Control of the PIPE
interface.
Auto Speed Negotiation
Auto speed negotiation controls the operating speed of the transceiver when operating under PIPE 3.0
modes. By monitoring the pipe_rate signal from the PHY-MAC, this feature changes the transceiver
from PIPE Gen1 operation mode to Gen2 operation mode, or from PIPE Gen1 operation mode to Gen2
operation mode to Gen3 operation mode, or vice versa. The PIPE interface clock rate will be adjusted to
match the data throughput.
5-56
Rate Match FIFO
UG-01143
2015.05.11
Altera Corporation
Arria 10 Transceiver PHY Architecture
Send Feedback
- 101 Innovation Drive 1
- San Jose, CA 95134 1
- Contents 2
- Device Transceiver Layout 9
- UG-01143 10
- 2015.05.11 10
- Transceiver Bank Architecture 22
- The GX Transceiver Channel 26
- The GT Transceiver Channel 27
- Receiver PMA 28
- DeserializerCDR 28
- Advanced Transmit (ATX) PLL 29
- Fractional PLL (fPLL) 29
- Calibration 30
- • Calibration on page 7-1 31
- • Arria 10 Device Datasheet 31
- Transceiver Design Flow 33
- Configure the PHY IP Core 35
- Generate the PHY IP Core 36
- Select the PLL IP Core 36
- Configure the PLL IP Core 38
- Generate the PLL IP Core 39
- Create Reconfiguration Logic 39
- Connect Datapath 40
- Compile the Design 40
- Verify Design Functionality 41
- Configuration 42
- Protocol Preset 42
- Transceiver Configuration 52
- PMA Parameters 54
- Parameters Value Description 58
- Enhanced PCS Parameters 60
- Standard PCS Parameters 70
- PCS Direct 77
- PMA Ports 80
- Name Direction Clock Domain 84
- Enhanced PCS Ports 85
- Name Bit Functionality 94
- Standard PCS Ports 99
- Name Direction Clock 105
- Description 105
- Related Information 105
- IP Core File Locations 106
- Interlaken 107
- Altera Corporation 108
- Send Feedback 108
- Reset Controller 118
- Design Example 121
- Parameter Value 122
- Ethernet 128
- Rate Match FIFO for GbE 134
- Parameters Value 139
- Transceivers 148
- Parameter Range 151
- Idle Deleted 155
- Before Deletion 155
- After Deletion 155
- 10GBASE-KR PHY IP Core 156
- Name Range Description 162
- Name Value Description 163
- 10GBASE-KR PHY Interfaces 164
- Avalon-MM Register Interface 170
- Creating a 10GBASE-KR Design 192
- Simulation Support 194
- Item Description 195
- Native PHY 197
- Clock and Reset Interfaces 198
- 1G/10GbE PHY Interfaces 206
- Register Definitions 214
- Bit R/W Name Description 215
- Addr Bit R/W Name Description 233
- Creating a 1G/10GbE Design 239
- Design Guidelines 240
- Channel Placement Guidelines 240
- XAUI PHY IP Core 242
- XAUI Supported Features 245
- XAUI PHY Release Information 247
- Device Family Support 248
- Parameterizing the XAUI PHY 249
- XAUI PHY Ports 251
- XAUI PHY Interfaces 251
- Soft PCS 253
- Acronyms 258
- PCI Express (PIPE) 259
- Supported PIPE Features 260
- Gen1/Gen2 Features 261
- Power States Description 262
- Gen3 Features 266
- PCIe Gen3 Capability 267
- Mode Enabled 267
- Gen1 Gen2 Gen3 267
- • PIPE Design Example 275
- Gen1 PIPE Gen2 PIPE Gen3 PIPE 277
- Native PHY IP Ports for PIPE 285
- Figure 2-92: x4 Configuration 294
- Figure 2-93: x8 Configuration 295
- TX PLL Selection for CPRI 300
- Auto-Negotiation 300
- Supported Features for CPRI 301
- Other Protocols 310
- TX Bit Slip 320
- TX Polarity Inversion 320
- RX Bit Slip 320
- RX Polarity Inversion 321
- Word Aligner Manual Mode 323
- RX Bit Reversal 328
- RX Byte Reversal 329
- Parameter Value Description 330
- 8B/10B Encoder and Decoder 333
- 8B/10B TX Disparity Control 334
- TX Bit Reversal 336
- TX Byte Reversal 336
- Arria 10 GT Channel Usage 344
- Transceiver PHY IP 345
- NativeLink Simulation Flow 354
- Define Control Signals Using 356
- Custom Simulation Flow 359
- How to Generate Scripts 361
- Simulator Simulation File Use 362
- PLLs and Clock Networks 364
- ATX PLL IP Core 369
- Parameter Range Description 370
- Parameters Range Description 378
- Instantiating CMU PLL IP Core 386
- CMU PLL IP Core 387
- Input Reference Clock Sources 390
- Receiver Input Pins 392
- Transmitter Clock Network 393
- GT Clock Lines 398
- Clock Generation Block 399
- Transmitter Standard PCS 404
- Transmitter PMA 404
- Clock Generation Block (CGB) 404
- Receiver Standard PCS 406
- Channel Bonding 407
- PMA and PCS Bonding 408
- Skew Calculations 410
- Using PLLs and Clock Networks 412
- Bonded Configurations 416
- Implementing PLL Cascading 420
- Mix and Match Example 422
- When Is Reset Required? 427
- How Do I Reset? 427
- Recommended Reset Sequence 428
- min 20 ns 429
- Status Signals 433
- Control Signals 433
- Arria 10 PMA Architecture 448
- Transmitter Buffer 449
- 85Ω, 100Ω, OFF 450
- Receiver 451
- Receiver Buffer 452
- High Data Rate Mode 454
- Receiver Equalization Modes 459
- Channel PLL 461
- CDR Lock Mode 462
- Loopback 463
- Transmitter Datapath 466
- Interlaken Frame Generator 468
- Interlaken CRC-32 Generator 468
- 0 0 066676767 469
- Pattern Generators 470
- S0 S1 S4 S5 S8 471
- PRBS Output 471
- Scrambler 472
- (tx_clkout) 474
- KR FEC Blocks 475
- Receiver Datapath 476
- Descrambler 477
- Interlaken Frame Synchronizer 477
- PRBS Error 478
- PRBS datain 478
- Interlaken CRC-32 Checker 479
- Enhanced PCS RX FIFO 479
- Case Word Input Output 482
- RX KR FEC Blocks 483
- Byte Serializer 485
- 8B/10B Encoder 487
- RX Polarity Inversion Feature 496
- Rate Match FIFO 496
- 8B/10B Decoder 497
- Byte Deserializer 499
- PIPE Interface 503
- Clock Data Recovery Control 504
- Reconfiguration 505
- Reconfiguration Features 507
- Configuration Files 510
- Bit Position Description 511
- Instance 512
- Arbitration 515
- Direct Reconfiguration Flow 517
- Maximum Pre-Emphasis Settings 518
- Address Bit Values 521
- Switching Transmitter PLL 523
- Switching Reference Clocks 524
- ATX Reference Clock Switching 525
- Ports and Parameters 528
- On-Die Instrumentation 535
- Address Bits Read / 536
- Feature Description 536
- Start Pattern Checker 543
- Embedded Debug Features 544
- Control and Status Registers 545
- PRBS Soft Accumulators 548
- ODI Acceleration Logic 549
- Unsupported Features 562
- Calibration Registers 564
- ATX PLL Calibration Registers 566
- Capability Registers 566
- Power-up Calibration 567
- User Recalibration 569
- Calibration Example 570
- Fractional PLL Recalibration 571
- CDR/CMU PLL Recalibration 571
- PMA Recalibration 571
- Check Calibration Status 574
- Analog Parameter Settings 575
- XCVR_A10_RX_LINK 578
- XCVR_A10_RX_TERM_SEL 579
- XCVR_VCCR_VCCT_VOLTAGE - RX 580
- CTLE Settings 580
- XCVR_A10_RX_ONE_STAGE_ENABLE 582
- VGA Settings 583
- XCVR_A10_RX_ADP_DFE_FXTAP 584
- XCVR_A10_TX_LINK 585
- XCVR_A10_TX_COMPENSATION_EN 586
- XCVR_VCCR_VCCT_VOLTAGE - TX 587
- XCVR_A10_TX_SLEW_RATE_CTRL 587
- Value Description 589
- Transmitter VOD Settings 593
- XCVR_A10_REFCLK_TERM_TRISTATE 594
- LVDS TRISTATE_ON/TRISTATE_OFF 595
- Assign To 595
- Reference clock pin 595
- Subscribe 596
- Chapter Document 607
- Changes Made 607
- Date Version Changes 626
Prodotti e manuali riguardandi Software Altera PHY IP Core
Software Altera UG-01080 Guida Utente
(702 pagine)
(702 pagine)
Software Altera PHY IP Core Guida Utente
(230 pagine)
(230 pagine)
Software Altera UG-01080 Guida Utente
(120 pagine)
(120 pagine)
Software Altera DE2-115 Guida Utente
(107 pagine)
(107 pagine)
Software Altera UG-01080 Guida Utente
(484 pagine)
(484 pagine)
Samsung RT34GKPN manuels
Manuels d'utilisation et guides de l'utilisateur pour Non Samsung RT34GKPN.
Nous fournissons des manuels en pdf 1 Samsung RT34GKPN à télécharger gratuitement par type de document : Manuel de l'utilisateur
Samsung RT34GKPN Manuel de l'utilisateur (16 pages)
marque: Samsung | Catégorie: No info | Taille: 20.67 MB |
Table des matières
Plus de produits et de manuels pour Non Samsung
| Modèles | Type de document |
|---|---|
| EO-RG920B |
Manuel de l'utilisateur
 
Samsung EO-RG920B Kasutusjuhend,
754 pages
|
| SAMSUNG PL100 |
Manuel de l'utilisateur
Samsung SAMSUNG PL101 ユーザーマニュアル,
98 pages
|
| UA32FH4003R |
Manuel de l'utilisateur
Samsung UA32FH4003R دليل الاستخدام,
2 pages
|
| RL39THCTS |
Manuel de l'utilisateur
Samsung RL43THCMG Manual de utilizare,
28 pages
|
| LW15M23C |
Manuel de l'utilisateur
Samsung LW15M23C Benutzerhandbuch,
55 pages
|
| SCH-B179P |
Manuel de l'utilisateur
Samsung SCH-B179P ユーザーマニュアル,
2 pages
|
| UE40KU6100W |
Manuel de l'utilisateur
 
Samsung UE49KU6172U User Manual,
228 pages
|
| WF7602SUV |
Manuel de l'utilisateur
Samsung WF7602SUV Manual de Usuario,
24 pages
|
| MW81W-S/XEH |
Manuel de l'utilisateur
Samsung MW81W-S/XEH User manual,
8 pages
|
| ARN-CP62B | Manuel de l'utilisateur Samsung ARX-CP62 사용자 설명서, 28 pages |
| SM-J500H | Manuel de l'utilisateur Samsung Galaxy J5 User Manual , 103 pages |
| YP-U4JAB |
Manuel de l'utilisateur
Samsung YP-U4JQB User guide,
85 pages
|
| SH09APGDX |
Manuel de l'utilisateur
Samsung SH24AP6DX User Manual,
26 pages
|
| AQ12FEX |
Manuel de l'utilisateur
Samsung AQ12FEX Manual de usuario,
22 pages
|
| YP-P2CB |
Manuel de l'utilisateur
Samsung YP-P2CB คู่มือการใช้งาน,
141 pages
|
| UA43J5100AR |
Manuel de l'utilisateur
Samsung 55'' Full HD Flat TV J5100 Series 5 دليل الاستخدام,
2 pages
|
| HT-SB1R |
Manuel de l'utilisateur
Samsung HT-SB1R คู่มือการใช้,
20 pages
|
| RT411GBEW |
Manuel de l'utilisateur
Samsung RT411GBEW User Manual,
24 pages
|
| PS60F5000AR |
Manuel de l'utilisateur
Samsung PS51F4500AR Quick start guide,
19 pages
|
| YP-G1CW |
Manuel de l'utilisateur
Samsung YP-G1CW ユーザーマニュアル [ja] [zh] ,
103 pages
|
© 2020, manymanuals.it. Tutti i diritti riservati | 0.045 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale