Altera Stratix IV GX FPGA Development Board Manuale Utente Scaricare il pdf (Pagina 28)

2–20 Chapter 2: Board Components

Configuration, Status, and Setup Elements

Stratix IV GX FPGA Development Board, 530 Edition Reference Manual November 2010 Altera Corporation

Table 2–17 lists the reset configuration push-button switch component reference and

manufacturing information.

Rotary Switch

The 16-position rotary switch (SW2) is wired to the MAX

II CPLD EPM2210 System

Controller. This rotary switch serves the following purposes:

■ At power up or when the reset configuration push-button switch (S1) is pressed,

this switch selects either the factory (page 0) or the user (page 1) design to load

into the FPGA.

■ After power up, the rotary switch selects the power rail monitored from among a

total of 16 rails. The power information is displayed in the Power GUI on a host PC

with a USB connection to the board.

■ User applications can obtain the switch value by reading the

rsr

FSM bus in the MAX

II CPLD EPM2210 System Controller.

Table 2–18 lists the power rails that are measured based on the rotary switch position.

Table 2–17. Reset Configuration Push-Button Component Reference and Manufacturing Information

Board Reference Description Manufacturer

Manufacturer

Part Number

Manufacturer

Website

S1 Push-Button switch Panasonic Corporation EVQPAC07K www.panasonic.com

Table 2–18. Power Rail Measurements Based on the Rotary Switch Position (Part 1 of 2)

Switch Schematic Signal Name Voltage (V) Device Pin Description

S4VCCIO_B7B8

1.5

VCCIO_B7 Bank 7 I/O power (QDR2TOP0+DDR)

VCCIO_B8 Bank 8 I/O power (QDR2TOP1+DDR)

S4VCC

0.90

VCC FPGA core and periphery power

VCCHIP PCI Express hard IP block

3.3 V

3.3 — All 3.3 V power to board (mA only)

S4VCCIO_INT

2.5

VCCPD I/O pre-drivers

VCCPGM Configuration I/O

VCC_CLKIN V

clock input pins

S4VCCH_GXB

1.4 VCCH_GXB XCVR clock buffers

S4VCCAUX

2.5

VCCAUX Programmable power tech auxiliary

VCCA_PLL PLL analog

S4VCCPT

1.5 VCCPT Programmable power tech

S4VCCD_PLL

0.90 VCCD_PLL PLL digital

S4VCCA_GXB

3.0 VCCA_GXB XCVR analog TX/RX driver (mA only)

S4VCCIO_B5

2.5 VCCIO_B5 Bank 5 I/O power (HSMC port A)

S4VCCIO_B6

2.5 VCCIO_B6 Bank 6 I/O power (HSMC port B)

S4VCCIO_B1B2

2.5

VCCIO_B1 Bank 1 I/O power (FSM bus)

VCCIO_B2 Bank 2 I/O power (FSM bus)

S4VCCIO_B3A

1.8 VCCIO_B3A Bank 3A I/O power (HDMI)

1 2 ... 23 24 25 26 27 28 29 30 31 32 33 ... 77 78

Commenti su questo manuale

Nessun commento

Altera Stratix IV GX FPGA Development Board Manuale Utente Pagina 28

Commenti su questo manuale

Prodotti e manuali riguardandi Strumenti di misura Altera Stratix IV GX FPGA Development Board