Altera External Memory PHY Interface Manuale Utente Pagina 9
- Pagina / 83
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
Chapter 2: Parameter Settings 2–3
© January 2010 Altera Corporation External Memory PHY Interface (ALTMEMPHY) (nonAFI) Megafunction User Guide
Table 2–1 describes the General Settings available on the Memory Settings page of
the ALTMEMPHY MegaWizard interface.
Table 2–2 describes the options available to filter the Memory Presets that are
displayed. This section is where you indicate that you are creating a datapath for
QDR II+/QDR II SRAM.
Table 2–1. General Settings
Parameter Name Description
Device family Targets device family. The device family selected here must match the device family selected on
MegaWizard page 2a.
Speed grade Selects a particular speed grade of the device (for example, 2, 3, or 4 for the Stratix III device
family).
PLL reference clock
frequency
Determines the clock frequency of the external input clock to the PLL. Ensure that you use three
decimal points if the frequency is not a round number (for example, 166.667 MHz or 100 MHz) to
avoid a functional simulation or a PLL locking issue.
Memory clock
frequency
Determines the memory interface clock frequency. If you are operating a memory device below its
maximum achievable frequency, ensure that you enter the actual frequency of operation rather than
the maximum frequency achievable by the memory device. Also, ensure that you use three decimal
points if the frequency is not a round number (for example, 333.333 MHz or 400 MHz) to avoid a
functional simulation or a PLL locking issue.
Controller data rate Selects the data rate for the memory controller. Sets the frequency of the controller to equal to
either the memory interface frequency (full-rate) or half of the memory interface frequency
(half-rate).
Local interface clock
frequency
This field’s value depends on the memory clock frequency and controller data rate, and whether or
not you turn on the Enable Half Rate Bridge option.
Local interface width This field’s value depends on the memory clock frequency and controller data rate, and whether or
not you turn on the Enable Half Rate Bridge option.
Table 2–2. Memory Presets List
Parameter Name Description
Memory type You can filter the type of memory to display. For the ALTMEMPHY megafunction with nonAFI, select
QDR II+ SRAM and QDR II SRAM.
Memory vendor You can filter the memory types by vendor. JEDEC is also one of the options, allowing you to
choose the JEDEC specifications. If your chosen vendor is not listed, you can choose Other for QDR
II+/QDR II SRAM interfaces. Then, pick a device that has similar specifications to your chosen
device and check the values of each parameter. Make sure you change the each parameter value to
match your device specifications.
Memory format You can filter the type of memory by format (for example, components or DIMM packages). This
option is only available for DDR3, DDR2, and DDR SDRAM interfaces.
Maximum frequency You can filter the type of memory by the maximum operating frequency.
- 1
- Contents 3
- 1. About this Megafunction 5
- 2. Parameter Settings 7
- Memory Settings 8
- QDR II+/QDR II SRAM 9
- Note to Table 2–3: 12
- Note to Table 2–5: 13
- Emulated Device 14
- Actual Device 14
- Figure 2–4. Preset Editor 15
- (nonAFI) 17
- PHY-to-Controller Interfaces 20
- Initialization Timing 21
- Note to Figure 3–5: 23
- ALTMEMPHY Signals 25
- Notes to Table 3–1: 26
- Note to Table 3–2: 27
- Notes to Table 3–5: 28
- Note to Table 3–6: 31
- Note to Table 3–7: 33
- Note to Table 3–8: 35
- QDR II+/QDR II SRAM Signals 36
- Note to Table 3–11: 37
- Note to Table 3–14: 39
- Note to Table 3–15: 39
- Understanding the Testbench 41
- Functional Memory Use 42
- Figure 3–6. Example Testbench 44
- Initialization Stage 45
- Write Training Data Stage 47
- Read Calibration Phase 49
- Functional Memory Use Stage 53
- Additional Debug Signals 55
- Calibration Status Interface 56
- Design Considerations 57
- Local Interface Requirements 58
- Notes to Figure 3–12: 59
- Notes to Figure 3–13: 61
- Notes to Figure 3–14: 64
- Notes to Figure 3–15: 66
- DDR2/DDR SDRAM 69
- Clock and Reset Management 71
- Stratix II GX devices use 73
- Notes to Table 4–1: 74
- Write Datapath 76
- Address and Command Datapath 77
- ), write_clk_2x (270), or 78
- Full-Rate Support 79
- Additional Information 81
- How to Contact Altera 82
- Typographic Conventions 82
Prodotti e manuali riguardandi Strumenti di misura Altera External Memory PHY Interface
Strumenti di misura Altera High-Speed Development Kit, Stratix GX Edition Manuale Utente
(140 pagine)
(140 pagine)
Strumenti di misura Altera MAX II Manuale Utente
(38 pagine)
(38 pagine)
Strumenti di misura Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Manuale Utente
(196 pagine)
(196 pagine)
Strumenti di misura Altera JNEye Manuale Utente
(194 pagine)
(194 pagine)
Strumenti di misura Altera Mentor Verification IP Altera Edition AMBA AXI4-Li Manuale Utente
(413 pagine)
(413 pagine)
Strumenti di misura Altera Mentor Verification IP Altera Edition AMBA AXI4-St Manuale Utente
(231 pagine)
(231 pagine)
© 2020, manymanuals.it. Tutti i diritti riservati | 0.025 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Commenti su questo manuale