Altera DSP Development Kit, Stratix V Edition Manuale Utente Pagina 7

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 58
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 6
July 2013 Altera Corporation DSP Development Kit, Stratix V Edition
User Guide
1. About This Kit
The Altera
®
DSP Development Kit, Stratix
®
V Edition, is a complete design
environment that includes both the hardware and software you need to develop
Stratix V GS FPGA designs. The following list describes what you can accomplish
with the kit:
Test Altera's optimized variable-precision digital signal processing (DSP) block
(part of the Stratix V FPGA architecture), which supports various datapath
precisions ranging from 9-bit x 9-bit up to single-precision floating point within a
single block (while maintaining performance and low power).
Develop DSP algorithms in a high-level model-based flow using Altera's DSP
Builder Advanced Blockset with MathWorks' MATLAB & Simulink tools.
1 For more information on the DSP-specific aspects of this board, refer to
“References” on page 2–2.
Test signal quality of the FPGA transceiver I/Os (10 Gbps+).
Develop and test PCI Express
®
(PCIe) 3.0 designs.
Develop and test memory subsystems consisting of SyncFlash, DDR3, and
QDRII+.
Develop and test SDI with the embedded 75-ohm 3G SDI transceivers.
Develop embedded designs utilizing the Nios
®
II processor and external memory.
Develop and test network designs utilizing Triple Speed Ethernet MegaCore
®
and
external RJ-45 jack.
Develop and test optical networking designs using the 10-Gbps and 40-Gbps
Ethernet MAC MegaCores and the QSFP Optical Interface.
Take advantage of the modular and scalable design by using the high-speed
mezzanine card (HSMC) connectors to interface to over 40 different HSMCs
provided by Altera partners, supporting protocols such as Serial RapidIO
®
,
10 Gigabit Ethernet, SONET, Common Public Radio Interface (CPRI), Open Base
Station Architecture Initiative (OBSAI) and others.
Measure the FPGA's power consumption.
Control twelve different programmable clock oscillators using the Clock Control
GUI.
Kit Features
This section briefly describes the DSP Development Kit, Stratix V Edition, contents.
Vedere la pagina 6
1 2 3 4 5 6 7 8 9 10 11 12 ... 57 58

Commenti su questo manuale

Nessun commento