Altera Arria V GT FPGA Manuale Utente Pagina 40

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 58
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 39
6–18 Chapter 6: Board Test System
Using the Board Test System
Arria V GT FPGA Development Kit November 2012 Altera Corporation
User Guide
The SDI/Bull’s Eye Tab
The SDI/Bull’s Eye tab (Figure 6–8) allows you perform loopback tests on the Bull’s
Eye and SDI ports.
The following sections describe the controls on the SDI/Bull’s Eye tab.
Status
The Status control displays the following status information during the loopback test:
PLL lock—Shows the PLL locked or unlocked state.
Channel lock—Shows the channel locked or unlocked state. When locked, all
lanes are word aligned and channel bonded.
Pattern sync—Shows the pattern synced or not synced state. The pattern is
considered synced when the start of the data sequence is detected.
Figure 6–8. The SDI/Bull’s Eye Tab
Vedere la pagina 39
1 2 ... 35 36 37 38 39 40 41 42 43 44 45 ... 57 58

Commenti su questo manuale

Nessun commento