Altera SDI HSMC Manuale Utente Pagina 15
- Pagina / 36
- Indice
- SEGNALIBRI
Valutato. / 5. Basato su recensioni clienti
Chapter 2: Board Components 2–7
Clock Circuitry
© July 2009 Altera Corporation SDI HSMC Reference Manual
The SDI multi-frequency VCXO femto clock video PLL (ICS810001-21) is utilized for
the SDI reference clocks. The board inputs two crystals to the clock generator, a
27 MHz and 26.973027 MHz. The two frequencies allow low-jitter operation for US
and European SDI standard rates. The HSMC signal SDI_XTAL_SEL determines
which crystal is locked by the internal VCXO.
Clock inputs to the SDI PLL come from the HSMC host or through an SMA input.
Both inputs are end-terminated at 50 Ω to ground. The HSMC signal SDI_CLK_SEL
determines which input is active.
f For more information on the SDI multi-frequency VCXO femto clock video PLL, refer
to the data sheet provided by IDT.
Figure 2–4 shows the SDI multi-frequency VCXO femto clock video PLL block
diagram.
Figure 2–3. SDI HSMC Clocking Diagram
Clock
Generator
Video Sync
Separator
Video In
PLL Settings
SDI CLK
HSYNC
VSYNC
LF
EXT CLK IN
EXTCLK_OUT (P)
SDI HSMC CLK
Differential
Buffer
EXTCLK_OUT (N)
SDI CLK (N)
SDI CLK (P)
27.000 MHz
26.973 MHz
- SDI HSMC Reference Manual 1
- MNL-01046-1.0 2
- Contents 3
- 1. Overview 5
- SDI HSMC 6
- Clocking 7
- Handling the Board 8
- 2. Board Components 9
- Board Overview 10
- Supported Protocols 12
- Configuration 13
- Status Elements 13
- Clock Circuitry 14
- VCXO femto clock video PLL 17
- Host Board Reference Clock 18
- AES3 Clock 19
- Audio/Video Input and Output 22
- SDI TX Channels 23
- AES3 RX Channels 25
- AES3 TX Channels 25
- General User Input/Output 26
- Components and Interfaces 27
- Power Supply 32
- Remove all other jumpers 33
- Note to Table: 35
- Typographic Conventions 36
Prodotti e manuali riguardandi Strumenti di misura Altera SDI HSMC
(168 pagine)Dell Interface cards/adapters user manuals
Starting on L
Commenti su questo manuale