Altera Nios Development Board Stratix II Edition Manuale Utente Pagina 52

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 62
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 51
2–42 Reference Manual Altera Corporation
Nios Development Board Stratix II Edition May 2007
Board Components
Figure 2–21. Clock Circuitry
Note to Figure 2–21:
(1) To use an external clock signal, remove the crystal oscillator from its socket. Make
sure to note the correct orientation of the oscillator before removing it.
osc_CLK0
osc_CLK1
sram_CLKIN
sdram_CLKIN
MAX (U3)
cpld_CLKOSC
osc_CLK3
osc_CLK2
DDR SDRAM (U63)
SSRAM (U74)
sram_CLK
PMC_CLK
PMC (JH1 & JH2)
FPGA
(U62)
PLLs
PROTO1
proto1_PLLCLK
proto1_CLKOUT
proto1_OSCCLK
Mictor (J25)
mictor_CLK
PROTO2
proto2_PLLCLK
proto2_CLKOUT
proto2_OSCCLK
SMA External
Input (J4)
Oscillator (Y2)
Clock
Buffer
(U2)
Vedere la pagina 51
1 2 ... 47 48 49 50 51 52 53 54 55 56 57 ... 61 62

Commenti su questo manuale

Nessun commento